From patchwork Thu Mar 21 15:41:03 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wadim Mueller X-Patchwork-Id: 13598983 Received: from mail-ej1-f52.google.com (mail-ej1-f52.google.com [209.85.218.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 475EC1272BC; Thu, 21 Mar 2024 15:41:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711035680; cv=none; b=unEfnVrJSBa6on+PNvAQ+hr/PzjR4jLuiWnhHhORIw95IeeEMobyYOLqN8wjUINlBV+ggamWyIkTlLyUYktlHFMPYvdQghb1TsCIqRm8pWhbNos1lxk/t8sHrhtVroBZrHa3dTPm2iGJbHQIGsRhSeYeqC/0TO2J1zcIbbmdYLo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711035680; c=relaxed/simple; bh=3k29lXcW8uEAKoWYgHnyswI0elzTFDIfCfwnq6FSOFQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=BLe8122S9N7vdP8s7bBopoXdu+P987MofOLRLnrMhonGpSc4S+Lfd4J7EuPHgW/An0Hw0WlwtDUbmSNxqfRqHa250pOjppOWn5CTsI8Rn1m/diRaIhf9ZviWf1ZKg+6oZU12wytU5LneSFhXzjq8xGnZVHOY3FEo1q0ZfpFPyCQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Xfs/Pns/; arc=none smtp.client-ip=209.85.218.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Xfs/Pns/" Received: by mail-ej1-f52.google.com with SMTP id a640c23a62f3a-a46dec5d00cso154549166b.0; Thu, 21 Mar 2024 08:41:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711035677; x=1711640477; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=bjMgNaZqZl/14S1XVKF7lRvTFCmrJzDvQB5xJ2Z6ALk=; b=Xfs/Pns/YuHG5mj+HHA86kEF7n2GIAbUC1AVtDpF7GYo3i3p6JjPDV6GGOEfG9GM7C aTjaZH5lOZn7+2K7pXMCWLnKE5QUyAhIBGBh1fBrn+houVyaAyopvpAJohVJhBSzzcJz vTIUPkTZUmZWLdc6/qHieMgPOBqk9Ezl87uAB+YVU4NIdcJSoOeaLaS8PBgbYSnoKsNb V6VJQVWFRfgiUtsNRjiRm97MWJn70bd8tBs48P8DKKf2VAXVzv4IIqfJIh9kW9VsH4gQ Guyriq/1oamPKLzRaC8i373/+0UYCcirGuIqrFMmkYvElYo+d//ZiiI9pEGRtkr0j1du JVqg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711035677; x=1711640477; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=bjMgNaZqZl/14S1XVKF7lRvTFCmrJzDvQB5xJ2Z6ALk=; b=BWIPgJS5ozGn2+YA+pYtEsIV6ACVzqm9wzAotX7jf99iOxbtUJJNUAP2L2zBnzJn1y PmpGWeSeYBbJp1Z6TDKUwQbG6J70lqWLW6/PJEi7d9M4UiogVRwXSe6aEGRR8hssfO8b 12zJOiiwhyVvz8E0Li5yfK74uDK4VNi+28y6p/XiauqsDeqGYz+DDjXu268uswh4/iOs ajigF/4wPZ/g/wVEBfRvknhGvninenkqIW5I4UiTsiqb6FeePv3T/obv+JMrbHbdR/kB hH/z/vIeceQNx3UT4fJI2MxAmi4N7FOPsiydfq3thlb20JXNRDgindu9oqw+we0/JfVS xYMA== X-Forwarded-Encrypted: i=1; AJvYcCWeOeD9zlueSuYvjN8jrUG3aCxZWKFVRbtZdZtBUBBaWSy0mhd3FKQv8y/TRfqTx0OAW3SSs82JIGskACqGJtvtgVCdiIhvUJmRAafX3fQKjRm+GNrSbnBJvc04J69bQB10L/If0V8yQYfJUG9+7oSxU5T9gyMyPv3uql9ho2yvje5Ea3YVwkH+vZLRW/tILdco7dctWQa0WillJRbeuVRrsg== X-Gm-Message-State: AOJu0YzZ2Oa2rJaXNe5ZOjW2g+uDmSMAq+kWjER17po2p4M8cwrh+TH2 vflNcqRTjJo6jd7UCFxBQwqjhIiFxrytzDlXUWjyN9vOoZ69NYiR X-Google-Smtp-Source: AGHT+IGsd/cX5+7Tj9NavMFeyeWi39bmOi5CnEGGqscA9E7yBGy0BVUERrFAZAdyo8PeEksgR3iKoQ== X-Received: by 2002:a17:906:a09:b0:a46:64e3:e284 with SMTP id w9-20020a1709060a0900b00a4664e3e284mr1625960ejf.74.1711035677483; Thu, 21 Mar 2024 08:41:17 -0700 (PDT) Received: from bhlegrsu.conti.de ([2a02:908:2525:6ea0::11c2]) by smtp.googlemail.com with ESMTPSA id wy3-20020a170906fe0300b00a46b10861acsm36851ejb.208.2024.03.21.08.41.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Mar 2024 08:41:16 -0700 (PDT) From: Wadim Mueller To: Cc: Wadim Mueller , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Greg Kroah-Hartman , Jiri Slaby , Chester Lin , =?utf-8?q?Andreas_F=C3=A4rber?= , Matthias Brugger , NXP S32 Linux Team , Tim Harvey , Alexander Stein , Marek Vasut , Gregor Herburger , Joao Paulo Goncalves , Marco Felsch , Markus Niebel , Matthias Schiffer , Stefan Wahren , Bjorn Helgaas , Philippe Schenker , Yannic Moog , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-serial@vger.kernel.org Subject: [PATCH v3 1/4] dt-bindings: arm: fsl: Document NXP S32G3 board Date: Thu, 21 Mar 2024 16:41:03 +0100 Message-Id: <20240321154108.146223-2-wafgo01@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240321154108.146223-1-wafgo01@gmail.com> References: <20240321154108.146223-1-wafgo01@gmail.com> Precedence: bulk X-Mailing-List: linux-mmc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The NXP S32G3 Reference Design Board 3 (S32G-VNP-RDB3) [1] is not documented. Add entry with an nxp,s32g399a-rdb3 item. [1] https://www.nxp.com/design/design-center/designs/s32g3-vehicle-networking-reference-design:S32G-VNP-RDB3 Signed-off-by: Wadim Mueller Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/fsl.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation/devicetree/bindings/arm/fsl.yaml index 228dcc5c7d6f..23bf1d7f95b1 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1503,6 +1503,12 @@ properties: - nxp,s32g274a-rdb2 - const: nxp,s32g2 + - description: S32G3 based Boards + items: + - enum: + - nxp,s32g399a-rdb3 + - const: nxp,s32g3 + - description: S32V234 based Boards items: - enum: From patchwork Thu Mar 21 15:41:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wadim Mueller X-Patchwork-Id: 13598984 Received: from mail-ed1-f46.google.com (mail-ed1-f46.google.com [209.85.208.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 30A3F86AE4; Thu, 21 Mar 2024 15:41:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711035685; cv=none; b=BsrgDtAkOMVT5/3S/rWxMvTdVnPaUOcb266tBG+FXnZZtonJBvq+zY4RwFTyJq9n3WyvsyHDnpD5QcWQkENh5H/euFO79r8AeRyIqLCvEe7HurrTl9nb8oQr6Cgj5nyxGyLmcDN+7Ro5eWRUv0Upxd/dP6zSe46LrI4lpuXKoSQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711035685; c=relaxed/simple; bh=am2ZtxUQBQ7KZhI6Q5jiJiLGuPKU3XGm8lwYNqPhRBc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=S2WlggFEiP1+yagbYddbkR02tquqHmEwzJWm3ulL3DcSb7d+CFC01ax1hE7mNxrOAl8TWm3nuhBYtVUk+VNfvDKP91w8glztyhVg5wwvbgZpZwUGw7sMSXbMkqu29w8yDamNe6WqxDtmT9V/pBdwcpBKX2n166Ysc5Ywb7Rkyx0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Lu35j85F; arc=none smtp.client-ip=209.85.208.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Lu35j85F" Received: by mail-ed1-f46.google.com with SMTP id 4fb4d7f45d1cf-566e869f631so1260530a12.0; Thu, 21 Mar 2024 08:41:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711035682; x=1711640482; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=L6sNRhdlY9qNGPpCX62hoeCj6l+CfsEgQKmLhNgGUuI=; b=Lu35j85FkbVZ9EjtIcGwtc7GbBAIUUfJN3CQsMqIlGL1yd0tdLlWABBbc4KWTFHRnu yu2l2rWd19h10c5bIN8UGZlZ4iunVmHwQlBS/KQyUupdaJqsG4onal5XKeFMZuuRAT/s nUBMwfOOY82v7Ov4EkToaKTssYFDZEr86i7QvLfnP+z1UuFt11NedHq0nkM5McAEHvpW PloAN32NgC9mE2aEwkL5urvsfS3moAWDRkbINjgO8NtrF3XdjFQa8HUFV6wISK+SMv8j eX4YvCxWzgClIKWitU1tugooQfzVFhjSvFhQuAkvV79stZRE+HU/NwtjUd7y3nBmtlkS Rsow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711035682; x=1711640482; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=L6sNRhdlY9qNGPpCX62hoeCj6l+CfsEgQKmLhNgGUuI=; b=mboDm1g3iDP9xW7woiN+vtUBC6XXwmNeJfI2XSIK2iJi+tgT2FAd8aBMdbJUhmpqE6 2FflIPSemfvme1C3gzM5JurnYu1pAiuvrV8uivMfCFKXwBNPdHf35Puyk/+OA8ShlPft DunvGhKo5wjBwwArvhbf+ihSuKdkX/u3x0syDUgv80dKSuveSUGlJSf+frRaj1V+87KP N63vcqL/Rmj9zCjzJBB657dP5+IbhBvdXuo1fQ06lZkdW1j7VbfR2ayMx0C5mgAdqEt6 xsPfNlmf/OOk6Jc4noFDt13376OeWQ0cgpQ9DJpElH2uUg0Y7hcnTfySlSwegUmAjJdO RJTw== X-Forwarded-Encrypted: i=1; AJvYcCVt/NsRpI9LjWe3+w/FNqESk+xdIvki72qoI6HOEs8h/38w0ZUrwwPiCY38HTXxKiZtkpcPHtx++Jc5AMpkZkRe4r4UCLdZ4S+P23gtWBzKM5AVYveqVtcXRo5TTPjlbiqL23dW9nMGVfb8rdDMtZ1zmFEKlIB8c1Z7VHi+K30hoCZej5ZLdnpdHxodOgv9RHxR9aLy+MqUafq2002xb7RKqQ== X-Gm-Message-State: AOJu0YzaCJZPIdKaYpNzzKYn7LiCfESA2A250Bt1dsqLjZhCgjfd0cJY 4q/coChsTn2uNwCmfogXZyOXmHaGjtZEjQmRWX7XPkjGRv6SLy9a X-Google-Smtp-Source: AGHT+IEtslIs7e9LdH5fCF9lUmECNnBFRT+wc2e1Vz/+KZFKeUJe6FPFLuJ9iA3USQ6/+4lW1JKblg== X-Received: by 2002:a17:906:4750:b0:a46:c0dd:88f7 with SMTP id j16-20020a170906475000b00a46c0dd88f7mr7452691ejs.17.1711035682080; Thu, 21 Mar 2024 08:41:22 -0700 (PDT) Received: from bhlegrsu.conti.de ([2a02:908:2525:6ea0::11c2]) by smtp.googlemail.com with ESMTPSA id wy3-20020a170906fe0300b00a46b10861acsm36851ejb.208.2024.03.21.08.41.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Mar 2024 08:41:21 -0700 (PDT) From: Wadim Mueller To: Cc: Wadim Mueller , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Greg Kroah-Hartman , Jiri Slaby , Chester Lin , =?utf-8?q?Andreas_F=C3=A4rber?= , Matthias Brugger , NXP S32 Linux Team , Tim Harvey , Marco Felsch , Gregor Herburger , Marek Vasut , Hugo Villeneuve , Markus Niebel , Matthias Schiffer , Stefan Wahren , Bjorn Helgaas , Josua Mayer , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-serial@vger.kernel.org Subject: [PATCH v3 2/4] dt-bindings: serial: fsl-linflexuart: add compatible for S32G3 Date: Thu, 21 Mar 2024 16:41:04 +0100 Message-Id: <20240321154108.146223-3-wafgo01@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240321154108.146223-1-wafgo01@gmail.com> References: <20240321154108.146223-1-wafgo01@gmail.com> Precedence: bulk X-Mailing-List: linux-mmc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add a compatible string for the uart binding of NXP S32G3 platforms. Here we use "s32v234-linflexuart" as fallback since the current linflexuart driver can still work on S32G3. Signed-off-by: Wadim Mueller --- .../devicetree/bindings/serial/fsl,s32-linflexuart.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/serial/fsl,s32-linflexuart.yaml b/Documentation/devicetree/bindings/serial/fsl,s32-linflexuart.yaml index 7a105551fa6a..f8eb92c9a8d9 100644 --- a/Documentation/devicetree/bindings/serial/fsl,s32-linflexuart.yaml +++ b/Documentation/devicetree/bindings/serial/fsl,s32-linflexuart.yaml @@ -25,6 +25,9 @@ properties: - items: - const: nxp,s32g2-linflexuart - const: fsl,s32v234-linflexuart + - items: + - const: nxp,s32g3-linflexuart + - const: fsl,s32v234-linflexuart reg: maxItems: 1 From patchwork Thu Mar 21 15:41:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wadim Mueller X-Patchwork-Id: 13598985 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5D9CB86AE4; Thu, 21 Mar 2024 15:41:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711035691; cv=none; b=uiJTGGhI7j4jV4gAJg751URPeXfg0cPC5Kxrg3gPXmrC54Y9a4xSwwLW3/mNovy0nUayghmRNcEO/8sxZ6dM2FKbCKlRPlo6ew9goLnsPy3HDhOLIyBAMig6/TzIoYoOmPTYe5YP6lVBcW2CS+DF9Ssqo1s584Ok4OUyp9PrsGY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711035691; c=relaxed/simple; bh=lem9Yjv8yaZLd3MWClynNq/kI9drw1H09iazXTBXM/8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=jcWCj80pY/pgC2zS5/9zgIdfdKJr3a8pnwV1ApkV00BQk3GaL+YamvFfLo3B9gPNqYjW7BiFl6wrZXnCFA3V+01EdW2qYa177Z2rMgtW0hRBX72J7wcqKjjnqbDnMGXhhfdTRFb1bkHJ06o5Ms+ny6+exemktAJhWA/LHHMcmNU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=nZp9W6lg; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="nZp9W6lg" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-a4675aaa2e8so157250566b.0; Thu, 21 Mar 2024 08:41:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711035688; x=1711640488; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Cql4KhJI1RGqgNE0QLjN48dIiZawH1fI2/9ft92MwUk=; b=nZp9W6lg/TyFZx3n0lxkc/Rx0uz3+b0V8/Zp+HH51ZLiSxRrQrGCPgK4VQT7WuFmUV fBuxMJYYi+5+EkTp9oMoz3KFscc6L+MTqTeYO8yN+8TbPSZpuhqfciwnh9VdMLdG37Dc QFygZEZAPPX68KSkGmn67Xex/UyXP6Wt77VK5gegQsmKYjDv8ZN3sb6dnoRtHY24qcad nYeyZEsV/nsrhVmQVUXg/Gy1zZq51tK9xqPI38lgfdSn0xK1QtBbBBPh9fk+TVbUT0wT PseGni0/E95GQtGP0FCsiUOGy3WzwQNVBo5fv82+xjnNWxGwz76lxezn9v3Kq9Scn95t +ACQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711035688; x=1711640488; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Cql4KhJI1RGqgNE0QLjN48dIiZawH1fI2/9ft92MwUk=; b=buWkZS9eaon65B5J2qosW3HO2fL2V8LnmveW2n1itKGQ/SEl85GES8yBsorKRbAucX ckptGXvfXiPA2+OuXNUu5wyU/dxhD+htDhAWt5uviWcSWB9esn9g49mBJsjMsEAEiFOp qIwfUI/rlPk4OPvPuWaHFlhTgteinKKoORyrQEYGZuOQ7G/Atk1M9KXZMi2XDLr/oYrX GqO5p8fOFX6/5BpvvV0MLosmcojqcoyuPNVYsVL1IN4FGLVxHzgd9Equ+Ba3w+QbXI8L k4fJs0oblb51NWf8bP1aCIO2TYK5755MwlMQO7TVU/iiZJRwOibJG/xJmaDzMd8c26rf w2ag== X-Forwarded-Encrypted: i=1; AJvYcCUfQKUwK3CD1PH/0+SAJDoab0cD2hYn2S0Tbhp3q8nJIf/KjQ0LQAdJ/wSC2IBjb2zvs5fYGOsAM9+X4PS0UmrJLZmc49x/IDnPyTrYDB0k3+kpTk2eCrLtwI+k1lSWn8FDNZKIZlUdlWf5lywsGZOA1y3MLqLINF55I3hJmFGqX3Zd9P2Zkrt517rHxmCml4w3wRYz55HjpDrg1MhO8JybGw== X-Gm-Message-State: AOJu0Yz9yt4L6B5PpzbxG4nAzvj1cNnIdA8ZbFXk5BDtgQSFzb2CXmiY k8M9uWX4pNRczVSgzb8L3F2IPYMyKD4LWM55Vg14zpQVdCFdo6EA X-Google-Smtp-Source: AGHT+IHADXR00efh+0T3naPrysiCTMBoMR1lh/T9J/Tr4Vj05dOXlG40rJlB8l0s7OCdUHeF93aVlA== X-Received: by 2002:a17:906:3e4e:b0:a46:c519:73b6 with SMTP id t14-20020a1709063e4e00b00a46c51973b6mr1842833eji.50.1711035687425; Thu, 21 Mar 2024 08:41:27 -0700 (PDT) Received: from bhlegrsu.conti.de ([2a02:908:2525:6ea0::11c2]) by smtp.googlemail.com with ESMTPSA id wy3-20020a170906fe0300b00a46b10861acsm36851ejb.208.2024.03.21.08.41.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Mar 2024 08:41:26 -0700 (PDT) From: Wadim Mueller To: Cc: Wadim Mueller , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Greg Kroah-Hartman , Jiri Slaby , Chester Lin , =?utf-8?q?Andreas_F=C3=A4rber?= , Matthias Brugger , NXP S32 Linux Team , Tim Harvey , Marco Felsch , Gregor Herburger , Marek Vasut , Joao Paulo Goncalves , Markus Niebel , Matthias Schiffer , Stefan Wahren , Bjorn Helgaas , Philippe Schenker , Yannic Moog , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-serial@vger.kernel.org Subject: [PATCH v3 3/4] dt-bindings: mmc: fsl-imx-esdhc: add NXP S32G3 support Date: Thu, 21 Mar 2024 16:41:05 +0100 Message-Id: <20240321154108.146223-4-wafgo01@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240321154108.146223-1-wafgo01@gmail.com> References: <20240321154108.146223-1-wafgo01@gmail.com> Precedence: bulk X-Mailing-List: linux-mmc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add a compatible string for the SDHC binding of NXP S32G3 platforms. Here we use "nxp,s32g2-usdhc" as fallback since the s32g2-usdhc driver works also on S32G3 platforms. Signed-off-by: Wadim Mueller --- Documentation/devicetree/bindings/mmc/fsl-imx-esdhc.yaml | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/mmc/fsl-imx-esdhc.yaml b/Documentation/devicetree/bindings/mmc/fsl-imx-esdhc.yaml index 82eb7a24c857..b42b4368fa4e 100644 --- a/Documentation/devicetree/bindings/mmc/fsl-imx-esdhc.yaml +++ b/Documentation/devicetree/bindings/mmc/fsl-imx-esdhc.yaml @@ -35,6 +35,7 @@ properties: - fsl,imx8mm-usdhc - fsl,imxrt1050-usdhc - nxp,s32g2-usdhc + - nxp,s32g3-usdhc - items: - const: fsl,imx50-esdhc - const: fsl,imx53-esdhc @@ -90,6 +91,9 @@ properties: - enum: - fsl,imxrt1170-usdhc - const: fsl,imxrt1050-usdhc + - items: + - const: nxp,s32g3-usdhc + - const: nxp,s32g2-usdhc reg: maxItems: 1 From patchwork Thu Mar 21 15:41:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wadim Mueller X-Patchwork-Id: 13598986 Received: from mail-ej1-f41.google.com (mail-ej1-f41.google.com [209.85.218.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 46CCB12837A; Thu, 21 Mar 2024 15:41:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711035696; cv=none; b=CJsKIcwt7GJJqd4NJyb4cTkTx0kafg4Uv/cynbZwEqum05BbsNbB0ym2OAPh2cRPYVbCi46PkgrkIZPY9SMfYBbwW2KyuFm9l+MSl+i1dNCebQN+lGiMDWfJvzZ7vcjMbEqxZNx0wLBvqVDQIFUpNAHkqe+WgpK0VT0QL0PQcZo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711035696; c=relaxed/simple; bh=XaYpmJAsR81dleBYhWJJlPnvk28HHmW1OINgM20h6mE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=LFp/xxa6vma4Yt9NdzS3gLJT1zcncYMrhEV5I59waZsdxHohWY1fKNQuCJLTRlj8k1QzGrfW/7K+eA61Q2vU/t0OnskPwjzIe1TMxjBFUOcgPoh2jISiSQ1Z2Ih62YgLHR1mAgv4r1nwGnmcjTqRZ9kFmT4TRy5GVVaLgCyzNzE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jmz8c58N; arc=none smtp.client-ip=209.85.218.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jmz8c58N" Received: by mail-ej1-f41.google.com with SMTP id a640c23a62f3a-a468226e135so137818766b.0; Thu, 21 Mar 2024 08:41:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711035692; x=1711640492; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ks3B8gta3Kso0CEXjpkQLs/PLzamWFdv61CS+4Zn9Js=; b=jmz8c58N2WVUTXSAshXRKI/pjJvN7YMN/Qv1R8mG3srTElVwhD97z+iszKy3HJ8AZu 9fDHTSRMVhxY+oMn/Vw5hMo4kmhCKxLg9+YZvD/8Fg/761Sc7d7v8fmXSFBbYTQ2htpv Y1SOfzas5lEC6Sc9ehfttHMQszlBwry4yn2stv3EDp2kqaUJCSzJAxp0oNvSVHrZijQj aS/ljGRuL5dzCiReN8JVcjU1zuVdUSPKxNLoqIIxfw13yihukVvb+642qRSB+fgr9AZm IunMviNe6rZ2buo7sPnPaG/YznRQR6ihBpjJ3f4q/TiQrhjdLqO0ZKkoeJn1Ac9LLvh6 XdKw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711035692; x=1711640492; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ks3B8gta3Kso0CEXjpkQLs/PLzamWFdv61CS+4Zn9Js=; b=wOauIxpPJN2sSk/A+gl/PiqhMEnUbltXn0r7DGFP1Ux9G8Apuq+7iOd+S4JSvHJB7l y88xAeC8wKO1reRbVtfqIvDuddy9S4KOKpHZ7RbH0m1aSZOtS9JuoFETlcerjrSasNF/ 0QzooFYMtfX5tfNnaxXXn49tkDj6uEdhs3sE82lBGAHRyNSeA5fkCHfq+YcwBIEZ6ENf LEeo/o0iF8D89ZywaOJrWwUe7EAxn7QY4IHR69BJsLUSKd4zU/IzPkyZi/Oz9+/ie0zq exq3NyDuG+wrpPS70jifrgf6gXaAsjV/hlvd3ts+23CcL+AOhnnBeKGcq9h4mGxcUy6c 8fWA== X-Forwarded-Encrypted: i=1; AJvYcCWFhOHu2HEC6WBVVRg+EvsLIw5Ax2HDQT+BBt7SKCutinNqcL5liI2W42vnV6vpDlY80AW+3taaoc0/hRnrFhCbU9rmc2ox+hbAr+r+X91p4sJFl+5jWY68vhKDULLR7hbwSoaHV712fysSTDAHmMLHVAcNCrMsz8LvuPKQtlecPgGP9NzEgPAVM9V3zxo/js+YQnUQzJiW/GrNvWfTWSuQjw== X-Gm-Message-State: AOJu0YwY3rN4y7Zs/oou0ezJyXeL1ofb1QKs9aV0azBK+j7q0MdMGFfu YnMx22Vy5W4olAi1WaQozdciRnyKcQJagvyUwgSpgt+bAI5BF4BS X-Google-Smtp-Source: AGHT+IFGzEZx6MoJU5fZoz+IF1Zk1e4dl3hBBZFHuvcOMOg0dQcC1sr2j3TxCgN1RTElj6HgyJ2b9g== X-Received: by 2002:a17:907:9811:b0:a47:d95:51ba with SMTP id ji17-20020a170907981100b00a470d9551bamr2169426ejc.38.1711035692424; Thu, 21 Mar 2024 08:41:32 -0700 (PDT) Received: from bhlegrsu.conti.de ([2a02:908:2525:6ea0::11c2]) by smtp.googlemail.com with ESMTPSA id wy3-20020a170906fe0300b00a46b10861acsm36851ejb.208.2024.03.21.08.41.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Mar 2024 08:41:31 -0700 (PDT) From: Wadim Mueller To: Cc: Wadim Mueller , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Greg Kroah-Hartman , Jiri Slaby , Chester Lin , =?utf-8?q?Andreas_F=C3=A4rber?= , Matthias Brugger , NXP S32 Linux Team , Tim Harvey , Alexander Stein , Gregor Herburger , Marek Vasut , Hugo Villeneuve , Marco Felsch , Markus Niebel , Matthias Schiffer , Stefan Wahren , Bjorn Helgaas , Philippe Schenker , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-serial@vger.kernel.org Subject: [PATCH v3 4/4] arm64: dts: S32G3: Introduce device tree for S32G-VNP-RDB3 Date: Thu, 21 Mar 2024 16:41:06 +0100 Message-Id: <20240321154108.146223-5-wafgo01@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240321154108.146223-1-wafgo01@gmail.com> References: <20240321154108.146223-1-wafgo01@gmail.com> Precedence: bulk X-Mailing-List: linux-mmc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 This commit adds device tree support for the NXP S32G3-based S32G-VNP-RDB3 Board [1]. The S32G3 features an 8-core ARM Cortex-A53 based SoC developed by NXP. The device tree files are derived from the official NXP downstream Linux tree [2]. This addition encompasses a limited selection of peripherals that are upstream-supported. Apart from the ARM System Modules (GIC, Generic Timer, etc.), the following IPs have been validated: * UART: fsl-linflexuart * SDHC: fsl-imx-esdhc Clock settings for the chip rely on ATF Firmware [3]. Pin control integration into the device tree is pending and currently relies on Firmware/U-Boot settings [4]. These changes were validated using BSP39 Firmware/U-Boot from NXP [5]. The modifications enable booting the official Ubuntu 22.04 from NXP on the RDB3 with default settings from the SD card and eMMC. [1] https://www.nxp.com/design/design-center/designs/s32g3-vehicle-networking-reference-design:S32G-VNP-RDB3 [2] https://github.com/nxp-auto-linux/linux [3] https://github.com/nxp-auto-linux/arm-trusted-firmware [4] https://github.com/nxp-auto-linux/u-boot [5] https://github.com/nxp-auto-linux/auto_yocto_bsp Signed-off-by: Wadim Mueller --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/s32g3.dtsi | 237 ++++++++++++++++++ .../boot/dts/freescale/s32g399a-rdb3.dts | 45 ++++ 3 files changed, 283 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/s32g3.dtsi create mode 100644 arch/arm64/boot/dts/freescale/s32g399a-rdb3.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 2cb0212b63c6..e701008dbc7b 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -252,3 +252,4 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mp-venice-gw74xx-rpidsi.dtb dtb-$(CONFIG_ARCH_S32) += s32g274a-evb.dtb dtb-$(CONFIG_ARCH_S32) += s32g274a-rdb2.dtb dtb-$(CONFIG_ARCH_S32) += s32v234-evb.dtb +dtb-$(CONFIG_ARCH_S32) += s32g399a-rdb3.dtb diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts/freescale/s32g3.dtsi new file mode 100644 index 000000000000..54428285eec2 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -0,0 +1,237 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2021-2023 NXP + * + * Authors: Ghennadi Procopciuc + * Ciprian Costea + * Andra-Teodora Ilie + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + */ + +#include +/ { + compatible = "nxp,s32g3"; + interrupt-parent = <&gic>; + #address-cells = <0x02>; + #size-cells = <0x02>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu-map { + cluster0 { + core0 { + cpu = <&cpu0>; + }; + + core1 { + cpu = <&cpu1>; + }; + + core2 { + cpu = <&cpu2>; + }; + + core3 { + cpu = <&cpu3>; + }; + }; + + cluster1 { + core0 { + cpu = <&cpu4>; + }; + + core1 { + cpu = <&cpu5>; + }; + + core2 { + cpu = <&cpu6>; + }; + + core3 { + cpu = <&cpu7>; + }; + }; + }; + + cpu0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x0>; + enable-method = "psci"; + clocks = <&dfs 0>; + }; + + cpu1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x1>; + enable-method = "psci"; + clocks = <&dfs 0>; + }; + + cpu2: cpu@2 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x2>; + enable-method = "psci"; + clocks = <&dfs 0>; + }; + + cpu3: cpu@3 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x3>; + enable-method = "psci"; + clocks = <&dfs 0>; + }; + + cpu4: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x100>; + enable-method = "psci"; + clocks = <&dfs 0>; + }; + + cpu5: cpu@101 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x101>; + enable-method = "psci"; + clocks = <&dfs 0>; + }; + + cpu6: cpu@102 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x102>; + enable-method = "psci"; + clocks = <&dfs 0>; + }; + + cpu7: cpu@103 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x103>; + enable-method = "psci"; + clocks = <&dfs 0>; + }; + }; + + pmu { + compatible = "arm,cortex-a53-pmu"; + interrupts = ; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupt-parent = <&gic>; + interrupts = , /* sec-phys */ + , /* phys */ + , /* virt */ + , /* hyp-phys */ + ; /* hyp-virt */ + arm,no-tick-in-suspend; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + scmi_shmem: shm@d0000000 { + compatible = "arm,scmi-shmem"; + reg = <0x0 0xd0000000 0x0 0x80>; + no-map; + }; + }; + + firmware { + scmi: scmi { + compatible = "arm,scmi-smc"; + shmem = <&scmi_shmem>; + arm,smc-id = <0xc20000fe>; + #address-cells = <1>; + #size-cells = <0>; + + dfs: protocol@13 { + reg = <0x13>; + #clock-cells = <1>; + }; + + clks: protocol@14 { + reg = <0x14>; + #clock-cells = <1>; + }; + }; + + psci: psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + }; + + soc@0 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0 0x80000000>; + + uart0: serial@401c8000 { + compatible = "nxp,s32g3-linflexuart", + "fsl,s32v234-linflexuart"; + reg = <0x401c8000 0x3000>; + interrupts = ; + status = "disabled"; + }; + + uart1: serial@401cc000 { + compatible = "nxp,s32g3-linflexuart", + "fsl,s32v234-linflexuart"; + reg = <0x401cc000 0x3000>; + interrupts = ; + status = "disabled"; + }; + + uart2: serial@402bc000 { + compatible = "nxp,s32g3-linflexuart", + "fsl,s32v234-linflexuart"; + reg = <0x402bc000 0x3000>; + interrupts = ; + status = "disabled"; + }; + + gic: interrupt-controller@50800000 { + compatible = "arm,gic-v3"; + #interrupt-cells = <3>; + interrupt-controller; + reg = <0x50800000 0x10000>, + <0x50900000 0x200000>, + <0x50400000 0x2000>, + <0x50410000 0x2000>, + <0x50420000 0x2000>; + interrupts = ; + }; + + usdhc0: mmc@402f0000 { + compatible = "nxp,s32g3-usdhc", + "nxp,s32g2-usdhc"; + reg = <0x402f0000 0x1000>; + interrupts = ; + clocks = <&clks 32>, + <&clks 31>, + <&clks 33>; + clock-names = "ipg", "ahb", "per"; + status = "disabled"; + }; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/s32g399a-rdb3.dts b/arch/arm64/boot/dts/freescale/s32g399a-rdb3.dts new file mode 100644 index 000000000000..db6b4db89612 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/s32g399a-rdb3.dts @@ -0,0 +1,45 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2021-2023 NXP + * + * NXP S32G3 Reference Design Board 3 (S32G-VNP-RDB3) + */ + +/dts-v1/; + +#include "s32g3.dtsi" + +/ { + model = "NXP S32G3 Reference Design Board 3 (S32G-VNP-RDB3)"; + compatible = "nxp,s32g399a-rdb3", "nxp,s32g3"; + + aliases { + serial0 = &uart0; + serial1 = &uart1; + mmc0 = &usdhc0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + /* 4GiB RAM */ + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0 0x80000000>, + <0x8 0x80000000 0 0x80000000>; + }; +}; + +&uart0 { + status = "okay"; +}; + +&uart1 { + status = "okay"; +}; + +&usdhc0 { + bus-width = <8>; + status = "okay"; +};