From patchwork Mon Mar 25 07:56:28 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 13601590 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 06365C54E58 for ; Mon, 25 Mar 2024 07:57:04 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=+Q4eQvA9qukUPxfT4Z/XZslNR6sC+MDFadMtTb3i+NY=; b=WGD/lYAteMrzpy UUXXJV69Jb+O7rm/tgmGIHa6qFrNQC2p5juaa5FVChgFUB8atRptnj6MqIjx9UDfMXrwD0nsJMh5m 1PulGeuNywy+NIp3kF81NIMnyJEIykCrBDDsQWPUwBPMLIoGL+rKxRpl3gpbTAH19c/y1ExJEa0vk sPvF+6QN/J+5naPYuzx4Ko/SvHTkics66IO05Pqt0Y2J6ooFi5q0T0qKvEJpOsto2cHQilvjWsz2c UWuq99oZFiK+l3t6lWdigBcod6cp/DiRD4DESBLQLRXCA20gaJ3d+MZYNwQEwAD3LAKM/PGKoT3qI NOgKzRUrNoHum/Beni4g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rofCN-0000000G21j-0p3Y; Mon, 25 Mar 2024 07:56:51 +0000 Received: from mail-ed1-x52f.google.com ([2a00:1450:4864:20::52f]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rofCJ-0000000G1yd-2nvA for linux-arm-kernel@lists.infradead.org; Mon, 25 Mar 2024 07:56:49 +0000 Received: by mail-ed1-x52f.google.com with SMTP id 4fb4d7f45d1cf-56c0652d37aso1564293a12.0 for ; Mon, 25 Mar 2024 00:56:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1711353404; x=1711958204; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=a89LEVm7xD3V3aipTuTByCc7qaD6TInwfvfX/3rmr3k=; b=gHSkj9bldSxOqyOVmbNf8JQM1YtrLmLL0U4OEKNOPWaa9rOXoMtuHFIrPyYjWqcd9A kFE78HPPFQu2Uefdb0a57dTBNcDCcys5EFyVi+/o9ulhXietY5V9H7MM/5P3n2KSVL+r r84cgMrZ/i7P24w/U4rMdT8JPbiTIZbKpbYKc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711353404; x=1711958204; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=a89LEVm7xD3V3aipTuTByCc7qaD6TInwfvfX/3rmr3k=; b=e8YDoXkSQM1YmM1JmgkobvLlowKfFUsBPKEQC17Pg5jsE2IVk1dLmHXt+CmhrVIPOn t9qOEkk4za2pkl+dVkLOHiHysY28mLj61+tHSgTXFl8VJUc4M1KcyvfrKCnNOg7MqYV7 npQ5IOvaJgeQSl3qruFGZ2O1lVx2R42za93uoOmMNf0FTB8kY1wfZWWtsvYaxQjsrZ+6 0ygC/HYGVcJnfEbAoLVvGYc0FoklFVepsWd6GwtisEE0hUjr+o2J5OXZWbBWe6GKlso9 SzoWUaAmP6ZhEFwnjasq0qH7CYWjh0qqCZORYoUcY4a/XW9zGikkBxQVcvYAt2CVOVmL CpXA== X-Forwarded-Encrypted: i=1; AJvYcCUc3z94NqPlAcxEeICtZnSDqDI8wezsNIJzk1f3qxdlIJO54/yAw38WQ5r2qRN6r5gj/XXhmaYF5pLBic0UFdRnfDqYFxOE5wnMJpp3CWoC/h84wMY= X-Gm-Message-State: AOJu0YwAxQgH9/4LPWrR02gsJdIomRc92+t1uRck1w8qNRlNPHNoLEKP 88RRRiV0tUrTT9gwd4xq+ekeBzYa1UKCDtTXGvEEwEqW6kuFkHgNmXhYNI9ZjlI= X-Google-Smtp-Source: AGHT+IEeee43tChvxvBZH14MFQxubrof2GweXWpHdJI4TLqNPXlTq1m6/KkDZ6ZtyycHFcrYpdLjtg== X-Received: by 2002:a17:906:b786:b0:a47:4145:3598 with SMTP id dt6-20020a170906b78600b00a4741453598mr4172639ejb.20.1711353404443; Mon, 25 Mar 2024 00:56:44 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-87-8-99-67.retail.telecomitalia.it. [87.8.99.67]) by smtp.gmail.com with ESMTPSA id lb13-20020a170906adcd00b00a4750131edasm1661001ejb.206.2024.03.25.00.56.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 00:56:44 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH] ARM: dts: stm32: move can3 node from stm32f746 to stm32f769 Date: Mon, 25 Mar 2024 08:56:28 +0100 Message-ID: <20240325075635.1382911-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240325_005647_793163_7686A266 X-CRM114-Status: GOOD ( 12.18 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org According to documents [1], [2] and [3], we have 2 CAN devices on the stm32f746 platform and 3 on the stm32f769 platform. So let's move the can3 node from stm32f746.dtsi to stm32f769.dtsi. [1] https://www.st.com/en/microcontrollers-microprocessors/stm32f7-series.html [2] RM0385: STM32F75xxx and STM32F74xxx advanced Arm®-based 32-bit MCUs [3] RM0410: STM32F76xxx and STM32F77xxx advanced Arm®-based 32-bit MCUs Fixes: df362914eead ("ARM: dts: stm32: re-add CAN support on stm32f746") Signed-off-by: Dario Binacchi --- arch/arm/boot/dts/st/stm32f746.dtsi | 17 ----------------- arch/arm/boot/dts/st/stm32f769.dtsi | 17 +++++++++++++++++ 2 files changed, 17 insertions(+), 17 deletions(-) diff --git a/arch/arm/boot/dts/st/stm32f746.dtsi b/arch/arm/boot/dts/st/stm32f746.dtsi index 65c72b6fcc83..2537b3d47e6f 100644 --- a/arch/arm/boot/dts/st/stm32f746.dtsi +++ b/arch/arm/boot/dts/st/stm32f746.dtsi @@ -257,23 +257,6 @@ rtc: rtc@40002800 { status = "disabled"; }; - can3: can@40003400 { - compatible = "st,stm32f4-bxcan"; - reg = <0x40003400 0x200>; - interrupts = <104>, <105>, <106>, <107>; - interrupt-names = "tx", "rx0", "rx1", "sce"; - resets = <&rcc STM32F7_APB1_RESET(CAN3)>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; - st,gcan = <&gcan3>; - status = "disabled"; - }; - - gcan3: gcan@40003600 { - compatible = "st,stm32f4-gcan", "syscon"; - reg = <0x40003600 0x200>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; - }; - spi2: spi@40003800 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/st/stm32f769.dtsi b/arch/arm/boot/dts/st/stm32f769.dtsi index 4e7d9032149c..e8cbb99e81a6 100644 --- a/arch/arm/boot/dts/st/stm32f769.dtsi +++ b/arch/arm/boot/dts/st/stm32f769.dtsi @@ -7,6 +7,23 @@ / { soc { + can3: can@40003400 { + compatible = "st,stm32f4-bxcan"; + reg = <0x40003400 0x200>; + interrupts = <104>, <105>, <106>, <107>; + interrupt-names = "tx", "rx0", "rx1", "sce"; + resets = <&rcc STM32F7_APB1_RESET(CAN3)>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; + st,gcan = <&gcan3>; + status = "disabled"; + }; + + gcan3: gcan@40003600 { + compatible = "st,stm32f4-gcan", "syscon"; + reg = <0x40003600 0x200>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; + }; + dsi: dsi@40016c00 { compatible = "st,stm32-dsi"; reg = <0x40016c00 0x800>;