From patchwork Thu Mar 28 20:23:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gilles Talis X-Patchwork-Id: 13609587 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 059BDCD11DD for ; Thu, 28 Mar 2024 20:24:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=kCiilVfa7721knJh2IMbw3Q/FC5+82KkHlzyPOY/M2g=; b=sakvaPs+VLUhAK UOQKa4sbAOKAA9IpRXTq45vxcbDpcLrjxBkPE7OEj874Ab/WpGPv4KLj9PBmcBtvFYr/NrLB7JWA9 KzMgg7SIWi3ZCO85KNnuWpYD909oIvtZZBoxqnKukJOxqUYuBPar7nPdV/I4uGrGNUAlwerOl+XcB FsIVUy4Hx0NDyeQmgLNRnDa5L3uBprGxauyh5CLWFCMgJuO7GpZKE/LFK0HfTzRz19TMEBCEPXIsI 42RHcydzPTfrdGqjWWBG4t1vU5WhvolG56EIHOV8qlu4Oi2QE6EZ4dOLBtdeLv4Zfasz4zdX46JaM g7FCw5CDszjARIVj4vaA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpwI2-0000000FZtl-3PFZ; Thu, 28 Mar 2024 20:23:58 +0000 Received: from mail-wr1-x431.google.com ([2a00:1450:4864:20::431]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpwHu-0000000FZoo-06KI for linux-arm-kernel@lists.infradead.org; Thu, 28 Mar 2024 20:23:53 +0000 Received: by mail-wr1-x431.google.com with SMTP id ffacd0b85a97d-33eee0258abso814571f8f.3 for ; Thu, 28 Mar 2024 13:23:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711657426; x=1712262226; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=cBJeVB+IC/vthXWDL7D0a28Qd+NtXyAT7llp1tNQaMs=; b=SAih47MJffaJO5wQY25ROwq168YVE6bN4BHoiZOAAh8zh/vrisXIGcIN4XtBsDdP80 o7H2LwRL3qgYQ9rwbsAY9L6zZvOHbhFY9ItdL7+BoPfWQYqlLZZDzgTEMCl/IE3LJDTl xqJtbGf41yG7eRIuqnyVif37eI0KuNa+54NnjaasHjAqMNBdoWjzPJpB+IGJQX7lN5Tc hdQD0KHMPng3r0ms0FnSmtwcYEAeHmDCOdMO2OzC0593b3QvR/txgqbuXZbXzlHuMxs1 95+vtvGlimmCmtW0UXtrQ9dxY8LDc+5djgnG27NeomJNiaQuqDyDmE/KYVPa0o3+Gl2B 9dgQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711657426; x=1712262226; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cBJeVB+IC/vthXWDL7D0a28Qd+NtXyAT7llp1tNQaMs=; b=wl/4PdhVtbyIN9i2yFMF1J/bTwTA2ccHXGoIAbs/13bhoCtKNO0Bjd739M4Gy4qbwj 5wvH9ODU/U/gYXw+itLSF6DkBOtxuoZeSxgoxOmYqMuusEl7sxMADhV7Ep5Y+47cdaXG meUw1KaTtKh//gS972RQ5rXATxq2hVVd2mFdc8Ea6OGlHW+7iIktLjEflpw255xwbzYG sqxPYeYhIBiLQmY7XHCXr3x2zxChUJ0q7040sK54ppq2kvV6f9TWoeJcjVyMs/SZiQUR FJh4rPoXwRcm+cFB3ktCRjdpsvT5iNBVEMyCsm+EKygMY8U+WczmtXD9wDRlfNLovVNk mZVg== X-Forwarded-Encrypted: i=1; AJvYcCWbfrn8Zm+TO9EVvopXR2TK6HVXMITIbGaE+NFCnydnV4jf3rdsmEcAYS2S0g+SMYRziHGhoDjpdpVfUeAOaEH//tPCrdKb63JCykP6YTdZBIkUoRA= X-Gm-Message-State: AOJu0YxAAKso+vVCHlWzN8weB+CguQoDcQ3PpcYgKCZDUrlbcu9g9TVW Ub1g6pAEQJvzsdQkhuAH8doQYNkiqa3OiJVMWoMUGakDIGqyIWS8 X-Google-Smtp-Source: AGHT+IEkBgZ/vPsNlsZxD2ghgv7JDyI4HH6i/p5wXFdra8vGixvwS8pTyCvn61SEvbefm3QDvM1Jrg== X-Received: by 2002:a5d:480f:0:b0:33e:726d:e963 with SMTP id l15-20020a5d480f000000b0033e726de963mr89174wrq.17.1711657425926; Thu, 28 Mar 2024 13:23:45 -0700 (PDT) Received: from localhost.localdomain ([2605:59c8:6662:b310:26a7:2d64:79c1:dee4]) by smtp.gmail.com with ESMTPSA id dp18-20020a0560000c9200b00341de138a2esm2538974wrb.94.2024.03.28.13.23.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Mar 2024 13:23:45 -0700 (PDT) From: Gilles Talis To: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org, shawnguo@kernel.org, festevam@gmail.com, alex@voxelbotics.com, Gilles Talis Subject: [PATCH 1/3] dt-bindings: vendor-prefixes: Add Emcraft Systems Date: Thu, 28 Mar 2024 16:23:18 -0400 Message-Id: <20240328202320.187596-2-gilles.talis@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240328202320.187596-1-gilles.talis@gmail.com> References: <20240328202320.187596-1-gilles.talis@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240328_132350_196718_2578E699 X-CRM114-Status: UNSURE ( 9.80 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add an entry for Emcraft Systems (https://www.emcraft.com/) Signed-off-by: Gilles Talis Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Documentation/devicetree/bindings/vendor-prefixes.yaml index b97d298b3eb6..8b978c6f1dfd 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -438,6 +438,8 @@ patternProperties: description: Dongguan EmbedFire Electronic Technology Co., Ltd. "^embest,.*": description: Shenzhen Embest Technology Co., Ltd. + "^emcraft,.*": + description: Emcraft Systems "^emlid,.*": description: Emlid, Ltd. "^emmicro,.*": From patchwork Thu Mar 28 20:23:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gilles Talis X-Patchwork-Id: 13609588 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id EDC41CD11DD for ; Thu, 28 Mar 2024 20:24:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=NB/guTBNFBxAD7iGXnyF2P8PUY/MOgT9oGLZciauk3k=; b=dADNiA63rH+Vjz QhhASHcW9iuycPPC3Bcl/HvassNBsPgH+YVLQAJHR2Xx6QDUi6aXCvRrFhZI0htEA3SUosPfgQlOT bQdRLfVQSJ3k8xaGvtWCKOqvjsGwJldyYZc/tF6OS6VdpAS+uT7jwM713arZSwNJNEXoFI2kPVs56 nv1SH/hrv12ZVpCae62rgXqQY3WpCjhMxZca6bRvzGDaXyRe1KIsLLjQ622keKsDXyEkJacvSOJD9 dztbyI4k8eIyi7Pi2UI2BwtLnI6JIu+hnvZXwiQISxJGcjxTjINt5h11Yv5LhW0k/RNbkLt3S5N8b UwopoIup9f/R8S0v0V5g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpwIQ-0000000Fa4E-1ZeZ; Thu, 28 Mar 2024 20:24:22 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpwI4-0000000FZuZ-38Qo for linux-arm-kernel@bombadil.infradead.org; Thu, 28 Mar 2024 20:24:00 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Transfer-Encoding:MIME-Version :References:In-Reply-To:Message-Id:Date:Subject:Cc:To:From:Sender:Reply-To: Content-Type:Content-ID:Content-Description; bh=57aFB1eNPYGC7lvg7sDQU/upxZe1OvMdYbKrKwBcY7k=; b=al6uTbsNPLfwAW5lUv1/XsFUC1 0/bc77pL99EJBQhsM/FEMxN9CX11NEVnDUE5C8tf611n+r6VJaA/toL+vdQwETsZIdMuICn0+gmX+ 25m3i+QxtjDH1VH5l8Fcri5zyoJeJCYPSC9zIUacev97QfKJi6zt79J+DM0DRJ1Da4UDcD7OS2Tjd Ei/s0yMvGDkl4zn8fLMhGgWv14KP3JtMrbDOBft4e2Y8biF+xS9uneaALheSaX+vd/tpfCfeN7/Kt /OZvsxjl5D1HUXLI3T0SvK4w4qOsLtWnD0ozna2JC2kTJdGoPxFAhp5yl/B6al40UYDCj7QflA0w1 ldcwjleQ==; Received: from mail-wr1-x430.google.com ([2a00:1450:4864:20::430]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpwHv-000000019ug-3eCk for linux-arm-kernel@lists.infradead.org; Thu, 28 Mar 2024 20:23:56 +0000 Received: by mail-wr1-x430.google.com with SMTP id ffacd0b85a97d-343396341bdso4669f8f.2 for ; Thu, 28 Mar 2024 13:23:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711657429; x=1712262229; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=57aFB1eNPYGC7lvg7sDQU/upxZe1OvMdYbKrKwBcY7k=; b=VxQTTVoJw2sKNoNIWmcnY4f09/Xdac0gCFUQ0OL2genfMJxR9xZXLXWE+Ds6Fp9ph9 fI5Dw/uIMcwGYsTliUiLDoAHE0d4s8bgSxkryz3Fmk5C+KbWcpSciEg5Z67K+Xcayfde e0oTp1qD5LuyJrVCMQHH82wUHiOyGyDAfMBJFsHyALBvxy65mF1/AibarGn2yXnIJ5qn +yAcpVaFd0zgO5OyvHL0UDtkPo5kUA9+Qfn/jjmWAhHqwiWPxmhCcQfiPXWeHqatC0Iq UPpF9EovkDKlUjdgrRM7twKkfCBxOXt2d4Z7MNHGvmd+FoOtdZUjd/g/Wfj3FXAN178x C6HQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711657429; x=1712262229; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=57aFB1eNPYGC7lvg7sDQU/upxZe1OvMdYbKrKwBcY7k=; b=aEPuQe0HyTj5aGmzcuFozy6ciZMOAPhxryaGerT6BZYGnIfz6nUmcrmO60TqnrCGcv usU9iPsf91vnUtb/unPde+AItn6Sn2+g2E/d6SQB/OzbrNYm5NRWaQjh4zKo8lBm1x1x YjNPoO2ShSNdFhDUtYQ/IhIy5y6cEgaIjpgVV18k2jSb5Jz0O7SYJI/+XjOIUSX6uXmc HdvkdcyUKnhTOwzqDA5aU7R12QM4kKGSgagEd8LgKJQ9LN3sESvk9xAXHeLV4wpg1Y2S JgP+AOhWlUbNXc3cHh0JjkhDxxlm8kEVsftwRknQJHAgbnhGzpdQO+ty9+f70R+Om9dy bgwQ== X-Forwarded-Encrypted: i=1; AJvYcCVZW6+djipCOOywkCzv0YhEux64dn5EChrzBmTd38ij0KO+/IWX33WLRskMrrJFMpKZwovYI2Z3aZ2fsQ1XuKlxqI+LtV7zZ9Jqzzfd0GqhRnERk9s= X-Gm-Message-State: AOJu0Yz+gfeVBrK9aBz78/CTZwsED3qL1TXg5kIPO96qXNYHDjNvV1ex ShsyfUsKjpAC+rs641xLBKLGuAp75h7T22uP7zO8vBBYdE06irY3 X-Google-Smtp-Source: AGHT+IEF+7bL9YKjJD3uyLKpsEoQDj8QCAkJ9u/SEd87WdISjKyRgyt8uzBXbe8k8S+awRGI82m9Ew== X-Received: by 2002:adf:a1dc:0:b0:33e:78c4:3738 with SMTP id v28-20020adfa1dc000000b0033e78c43738mr93995wrv.54.1711657428541; Thu, 28 Mar 2024 13:23:48 -0700 (PDT) Received: from localhost.localdomain ([2605:59c8:6662:b310:26a7:2d64:79c1:dee4]) by smtp.gmail.com with ESMTPSA id dp18-20020a0560000c9200b00341de138a2esm2538974wrb.94.2024.03.28.13.23.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Mar 2024 13:23:48 -0700 (PDT) From: Gilles Talis To: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org, shawnguo@kernel.org, festevam@gmail.com, alex@voxelbotics.com, Gilles Talis Subject: [PATCH 2/3] dt-bindings: arm: Add Emcraft Systems i.MX8M Plus NavQ+ Kit Date: Thu, 28 Mar 2024 16:23:19 -0400 Message-Id: <20240328202320.187596-3-gilles.talis@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240328202320.187596-1-gilles.talis@gmail.com> References: <20240328202320.187596-1-gilles.talis@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240328_202354_018430_54BA7E29 X-CRM114-Status: UNSURE ( 9.54 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add DT compatible string for Emcraft NavQ+ kit based on the i.MX8M Plus SoC from NXP Signed-off-by: Gilles Talis Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/fsl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation/devicetree/bindings/arm/fsl.yaml index 0027201e19f8..cec1b31d0792 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1050,6 +1050,7 @@ properties: - enum: - beacon,imx8mp-beacon-kit # i.MX8MP Beacon Development Kit - dmo,imx8mp-data-modul-edm-sbc # i.MX8MP eDM SBC + - emcraft,imx8mp-navqp # i.MX8MP Emcraft Systems NavQ+ Kit - fsl,imx8mp-evk # i.MX8MP EVK Board - gateworks,imx8mp-gw71xx-2x # i.MX8MP Gateworks Board - gateworks,imx8mp-gw72xx-2x # i.MX8MP Gateworks Board From patchwork Thu Mar 28 20:23:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gilles Talis X-Patchwork-Id: 13609589 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 83890CD11DF for ; Thu, 28 Mar 2024 20:24:35 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=tAnhEYSjF0lQoxhwOp2BU2+rWaXe7ET1qDCKlY0eO20=; b=A3j9OeqkHZGd8G PaIRgmLhY7GnEILglEkYXm1XsF08o3Mfiy9VdfT6msCbl+e0Ys5LT4iKDZfQTPNL7NLQz3JBXB855 a+79qY3pCQD9ffP+GkdvdL2Lw9etrQCYN5cEZxylTNRzxcMu9/0ReismjSgVPv0z64imJM1p7EHAz UAHBmWgsKvbasQTrvBXmeBaZDZSS8t5v7bge8xg7BevkEa5SmOoKAFY6MJe3PGI/gCr+p2ldsCT0F yEoxZNGwXc82Try8+0Y/Ap+NZrWVOsRZLB8egTpZELUxdrVsXISOAOaThAFcOPKqWoUfvuHnahjV0 cf2E3niloCQ5dSrz+rEw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpwIR-0000000Fa56-2bdS; Thu, 28 Mar 2024 20:24:23 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpwI4-0000000FZue-32ZG for linux-arm-kernel@bombadil.infradead.org; Thu, 28 Mar 2024 20:24:00 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Transfer-Encoding:MIME-Version :References:In-Reply-To:Message-Id:Date:Subject:Cc:To:From:Sender:Reply-To: Content-Type:Content-ID:Content-Description; bh=/y1QhUeflmWhgCWV9vTo8Q3WbSqjCTpNHpVbVbM0v/E=; b=F1QcLG+hPwJ5tLYoxQn9bDOoo7 wObmLXCfNo7QI5NgVro0mIVAAh1MHIJ8rFUgnaAaxXU6wE+dqCmnwGIfBu8GAMp00mB28GJNzEnGg 9ksrRhlgcfFpoSYw3kEqhGf7LL9jElGyikfMIcCMLa9VY2oOpPnHKPEuKPJJZJlSjdJ9/nZWTK3TQ 8ixeD/kRfVuHRZ51EkTl2O4ILin/H1jLWNeXUVSLiW1M3TmVsjgtaYXfs74ZXdmJIPC1IR/LWQFdA RTnWhZOd5linMQsDNhAkBYOR7jaOoCAH09Bcora+7BMdIx0AWi5aG9XpcPX5Mtx5CJtWnW1osb9Gx 8IGovq3g==; Received: from mail-wm1-x32c.google.com ([2a00:1450:4864:20::32c]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpwHx-000000019ui-24nT for linux-arm-kernel@lists.infradead.org; Thu, 28 Mar 2024 20:23:56 +0000 Received: by mail-wm1-x32c.google.com with SMTP id 5b1f17b1804b1-4154d24cc77so852275e9.3 for ; Thu, 28 Mar 2024 13:23:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711657431; x=1712262231; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/y1QhUeflmWhgCWV9vTo8Q3WbSqjCTpNHpVbVbM0v/E=; b=mzuomdr9qJzg4DUQT1Q4CWRKabrDJmf56kioE5NOyBO/B5jhRVvr0y6aFE3O5FcvQh 5BP7D9PKsq3Wfl0OEgwr2qv/GjXthNqJQa4EftQH869iIVzLVPddMm8sl8CAJzczfjGp 8D6vSxb9BrBhP0OhZDcaXwq11naJaISqCnShz6nYcOYvonH/d6E8RhgGkfL7qyBit6Z/ 5SbvEFIbByZPL2cZheXjmNXyz+An5m+sx6CBeqit1aKa50VVupWVRYQzaINDv4PAZqt9 lpY7AW0Dgqr/iE1q7jnmHrzgr5A/7cC9au181rWK9le7nuo4CG/0prQsneolENWpPfEP PjSQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711657431; x=1712262231; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/y1QhUeflmWhgCWV9vTo8Q3WbSqjCTpNHpVbVbM0v/E=; b=GemLeQze7Poh1JxrGKeumYPAXJ/+ww8lmiI4NhKs4feR2QBWkeHdueQztUNi8Xksg4 asxEZk3tdcqfpj3DHyn8mIZfmoc/fTTNCZmLMHml0S+btSHZBCH1sJ5SNmasA38V7o8t flNQTO35UWRQySusvgsDgedaM2tiAMTafTIXpyV5gw+waquQjKOuyJZBp/B7A9f/Xckr O4oNzN7BdVzzvC3CpbTnXkAN+ASb+pMWr1i9FXHD8ZR/b8jK9cUe4OijngaticurOEYQ PHNI7jWT6vwZyDkEhVKRV7vlOLib4ChNzstCPvH94tGg3t13dgFP3EIzV/1nXe6OdEkj MCsg== X-Forwarded-Encrypted: i=1; AJvYcCVv+UkHPr1WEGrmJGSCj6wT8emXKEqBPu59XF5o/A9exdBWM+MMwvjCBnrTHd+vmx6gPGvFc4UYfRqQvGCxflx1kJD17AErewEYdqGXUwxvqsSeErA= X-Gm-Message-State: AOJu0YytARiNCM9FUacn2u1GIC/YkFI9uzDnjQ+Df2GvA7ibvzGzGAQU i7hJUppEiX+BavC9KbsYlTy3qg6lZ4hUCaqtviiy0/7WQMRMbZcK X-Google-Smtp-Source: AGHT+IFsOOASzS9ZqUKKtKo1jIJtqN4vS5CXpYTO2ZdBJbI16+0nwlgbid4WPzyOKTG8jsGS+frbSw== X-Received: by 2002:a5d:6590:0:b0:341:c9b8:fbde with SMTP id q16-20020a5d6590000000b00341c9b8fbdemr104885wru.31.1711657431249; Thu, 28 Mar 2024 13:23:51 -0700 (PDT) Received: from localhost.localdomain ([2605:59c8:6662:b310:26a7:2d64:79c1:dee4]) by smtp.gmail.com with ESMTPSA id dp18-20020a0560000c9200b00341de138a2esm2538974wrb.94.2024.03.28.13.23.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Mar 2024 13:23:50 -0700 (PDT) From: Gilles Talis To: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org, shawnguo@kernel.org, festevam@gmail.com, alex@voxelbotics.com, Gilles Talis Subject: [PATCH 3/3] arm64: dts: freescale: Add device tree for Emcraft Systems NavQ+ Kit Date: Thu, 28 Mar 2024 16:23:20 -0400 Message-Id: <20240328202320.187596-4-gilles.talis@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240328202320.187596-1-gilles.talis@gmail.com> References: <20240328202320.187596-1-gilles.talis@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240328_202354_094444_EA176BC0 X-CRM114-Status: GOOD ( 15.16 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The Emcraft Systems NavQ+ kit is a mobile robotics platform based on NXP i.MX8 MPlus SoC. The following interfaces and devices are enabled: - eMMC - Gigabit Ethernet - RTC - SD-Card - UART console Signed-off-by: Gilles Talis --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../arm64/boot/dts/freescale/imx8mp-navqp.dts | 435 ++++++++++++++++++ 2 files changed, 436 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-navqp.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 045250d0a040..bf99864c0bc4 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -166,6 +166,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mp-dhcom-pdk3.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-icore-mx8mp-edimm2.2.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-msc-sm2s-ep1.dtb +dtb-$(CONFIG_ARCH_MXC) += imx8mp-navqp.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-phyboard-pollux-rdk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-skov-revb-hdmi.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-skov-revb-lt6.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8mp-navqp.dts b/arch/arm64/boot/dts/freescale/imx8mp-navqp.dts new file mode 100644 index 000000000000..8182e71008f8 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-navqp.dts @@ -0,0 +1,435 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2021 Emcraft Systems + * Copyright 2024 Gilles Talis + */ + +/dts-v1/; + +#include +#include "imx8mp.dtsi" + +/ { + model = "Emcraft Systems i.MX8MPlus NavQ+ Kit"; + compatible = "emcraft,imx8mp-navqp", "fsl,imx8mp"; + + chosen { + stdout-path = &uart2; + }; + + leds { + compatible = "gpio-leds"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpio_led>; + + status { + label = "status"; + gpios = <&gpio3 16 GPIO_ACTIVE_HIGH>; + default-state = "on"; + }; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; + regulator-name = "VSD_3V3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + off-on-delay-us = <12000>; + }; +}; + +&A53_0 { + cpu-supply = <&buck2>; +}; + +&A53_1 { + cpu-supply = <&buck2>; +}; + +&A53_2 { + cpu-supply = <&buck2>; +}; + +&A53_3 { + cpu-supply = <&buck2>; +}; + +&eqos { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_eqos>; + phy-mode = "rgmii-id"; + phy-handle = <ðphy0>; + status = "okay"; + + mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@0 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0>; + reset-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>; + reset-assert-us = <1000>; + reset-deassert-us = <10000>; + qca,disable-smarteee; + qca,disable-hibernation-mode; + vddio-supply = <&vddio>; + + vddio: vddio-regulator { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + }; + }; + }; +}; + +&i2c1 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pmic@25 { + compatible = "nxp,pca9450c"; + reg = <0x25>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pmic>; + interrupt-parent = <&gpio1>; + interrupts = <3 IRQ_TYPE_LEVEL_LOW>; + + regulators { + BUCK1 { + regulator-name = "BUCK1"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck2: BUCK2 { + regulator-name = "BUCK2"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + nxp,dvs-run-voltage = <950000>; + nxp,dvs-standby-voltage = <850000>; + }; + + BUCK4 { + regulator-name = "BUCK4"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + BUCK5 { + regulator-name = "BUCK5"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + BUCK6 { + regulator-name = "BUCK6"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO1 { + regulator-name = "LDO1"; + regulator-min-microvolt = <1600000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO2 { + regulator-name = "LDO2"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <1150000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO3 { + regulator-name = "LDO3"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO4 { + regulator-name = "LDO4"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO5 { + regulator-name = "LDO5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; + +&i2c2 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + status = "okay"; +}; + +&i2c3 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + status = "okay"; +}; + +&i2c4 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c4>; + status = "okay"; + + rtc@53 { + compatible = "nxp,pcf2131"; + reg = <0x53>; + }; +}; + +&uart2 { + /* console */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +/* SD Card */ +&usdhc2 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; + vmmc-supply = <®_usdhc2_vmmc>; + bus-width = <4>; + status = "okay"; +}; + +/* eMMC */ +&usdhc3 { + assigned-clocks = <&clk IMX8MP_CLK_USDHC3>; + assigned-clock-rates = <400000000>; + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&wdog1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_wdog>; + fsl,ext-reset-output; + status = "okay"; +}; + +&iomuxc { + pinctrl_eqos: eqosgrp { + fsl,pins = < + MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC 0x3 + MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO 0x3 + MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x91 + MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x91 + MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x91 + MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x91 + MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x91 + MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x91 + MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x1f + MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x1f + MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x1f + MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x1f + MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x1f + MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x1f + MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22 0x110 + >; + }; + + pinctrl_gpio_led: gpioledgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_READY_B__GPIO3_IO16 0x19 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL 0x400001c3 + MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA 0x400001c3 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL 0x400001c3 + MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA 0x400001c3 + >; + }; + + pinctrl_i2c4: i2c4grp { + fsl,pins = < + MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL 0x400001c3 + MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA 0x400001c3 + >; + }; + + pinctrl_i2c6: i2c6grp { + fsl,pins = < + MX8MP_IOMUXC_UART4_RXD__I2C6_SCL 0x400001c3 + MX8MP_IOMUXC_UART4_TXD__I2C6_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicirq { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03 0x41 + >; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + fsl,pins = < + MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19 0x41 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX 0x49 + MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX 0x49 + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x194 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d4 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d4 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d4 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d4 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d4 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x196 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d6 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d6 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d6 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d6 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d6 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2grp-gpio { + fsl,pins = < + MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; + + pinctrl_wdog: wdoggrp { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0xc6 + >; + }; +};