From patchwork Sat Mar 30 13:34:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gilles Talis X-Patchwork-Id: 13611575 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C2E70C6FD1F for ; Sat, 30 Mar 2024 13:34:43 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=o3BYAD7eVtUAAUgE1g63KG6OYqH9rB0nnCFXXjPTavM=; b=efTVRm5Ko1t+r2 /5gWFYGQgMJoGc+ZYUbPMcS8lLyC6uto4EpyA4uqG4UUb7wsLg5JO3zVqEQA68jjugSEQ9ohu1QTv JupB/i9RWC32aMsrMT1IRZ0NEcVLizIGDhItcLWZcDnJvjOkMKcVXkUQnZMs0daI/RViE5YRSdBbU k2lTJ8YbVCf3Vg6Ppk4FZU8XDotmRoNO/3OcoLpqihm3VEzgzMW/xzhNKKIoJdxRYEsi78oiAQzKo /WTS5BzC2HNZf4nmV3amMq7GjnwaX9peB+KQlCPvkFvHtKeH9DTUzR8Sal0RIAXF5xYVGey0zAOrd 3SRDOqYTZXM0Hno+oAFA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rqYqv-00000003YVE-3sIl; Sat, 30 Mar 2024 13:34:33 +0000 Received: from mail-wm1-x332.google.com ([2a00:1450:4864:20::332]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rqYqm-00000003YRt-1ipx for linux-arm-kernel@lists.infradead.org; Sat, 30 Mar 2024 13:34:25 +0000 Received: by mail-wm1-x332.google.com with SMTP id 5b1f17b1804b1-4148c6132b4so21384895e9.1 for ; Sat, 30 Mar 2024 06:34:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711805662; x=1712410462; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hwVvoPowNn0OI3aCiowgffdI708sY5tNSiLWt+MX6xI=; b=Le7QlAm7pzFGw9agGLctVMgvZJ6Dl8Ih9fCXRAJJhEFgqkIaZ2H4sXnbb+loCeBUaj VyaH3JB5kYsqC1PZDSotioV65HuRtHS5Kq4YN5Hpi09c5CCkJ+1c1jL/Eki+WuYl3jXU 6lHhmzK8zGQmUBvPkcFfZUPXl/535SM0bNGZf2QfwRorE1YFMvahhb9TBWedrVFns6N0 9iAdt+uN0EmrAdyJ8c5WrW1nDBTXyTwrzFsC7DZF8Uop0ButjuwknH5AZqGq6UeOvtxD M18lnZMhpeAodbr/XcSDl49YSGlYrE5S1ZC3Wcq/39r8Hu0KA1LaHBh0p4+Cnk8UuVnM fj9w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711805662; x=1712410462; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=hwVvoPowNn0OI3aCiowgffdI708sY5tNSiLWt+MX6xI=; b=UDE+frA02sHTNC1h+G7xqaCv+6bMuF6V5k66LkgRCvyruSMBbjxVjaSsMdgc97PHI4 8g72MDOItu4FXDWEmSUYWS8HNSIW0zBYkbAf/76hKrCRzKpoZTUNwqs3hiAMrFw7/PtA 52LR6XbIRo9xkZMby47lzREz16lQBqV2sJP7asymS2NBVWTPJ+zYqNKph1FgInWlQdNk QGCLNRzSJjlaz6NM5AwKiUA7w4o3rikYONSpdt38mefBQP6ZvQF6OpbVgHOJb82T8csw 2pZedKbAR2eGfjAEq4OAue15CwiRz98i/2A9rnJG9rjYANkMAR5zLQzje/0iHbmo3QoP vNUw== X-Forwarded-Encrypted: i=1; AJvYcCXCaDhTfFmwCsN5elx4+oOvNUdbcfVcgALwPcQ4wiaZkLX20Eu2sPpK8WAcrOTmOPRLxAuRUPTgGActvyhceCz+JtWZshI05/sST4CTB7qbdgWhHG0= X-Gm-Message-State: AOJu0YxIFwMSb7pFT79MmZ98EBqx2wb/qDvNVmCXpIwdW28nmBWHgpkn CUQfj/hZzMiZnqLk/OIenNHWyebysmZzCfFHx89pf1khCcOVYZ5a X-Google-Smtp-Source: AGHT+IHh9DQvqoy8Dp3di8r3TZhfjeHHkmjziX1hFRPX9T94+4F4w2FRwgmkStv6sOb068nXquIpew== X-Received: by 2002:adf:cc92:0:b0:341:8a0a:a354 with SMTP id p18-20020adfcc92000000b003418a0aa354mr3626691wrj.5.1711805662301; Sat, 30 Mar 2024 06:34:22 -0700 (PDT) Received: from gilles-Precision-3571.lan ([2605:59c8:6662:b310:962a:f8cf:49d0:f63e]) by smtp.gmail.com with ESMTPSA id dw11-20020a0560000dcb00b00341c7129e28sm6454869wrb.91.2024.03.30.06.34.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 Mar 2024 06:34:22 -0700 (PDT) From: Gilles Talis To: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org, shawnguo@kernel.org, festevam@gmail.com, alex@voxelbotics.com, andrew@lunn.ch, Gilles Talis , Krzysztof Kozlowski Subject: [PATCH v2 1/3] dt-bindings: vendor-prefixes: Add Emcraft Systems Date: Sat, 30 Mar 2024 09:34:08 -0400 Message-Id: <20240330133410.41408-2-gilles.talis@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240330133410.41408-1-gilles.talis@gmail.com> References: <20240330133410.41408-1-gilles.talis@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240330_063424_471377_66E8876F X-CRM114-Status: UNSURE ( 9.19 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add an entry for Emcraft Systems (https://www.emcraft.com/) Signed-off-by: Gilles Talis Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Documentation/devicetree/bindings/vendor-prefixes.yaml index b97d298b3eb6..8b978c6f1dfd 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -438,6 +438,8 @@ patternProperties: description: Dongguan EmbedFire Electronic Technology Co., Ltd. "^embest,.*": description: Shenzhen Embest Technology Co., Ltd. + "^emcraft,.*": + description: Emcraft Systems "^emlid,.*": description: Emlid, Ltd. "^emmicro,.*": From patchwork Sat Mar 30 13:34:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gilles Talis X-Patchwork-Id: 13611577 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B25F5CD1288 for ; Sat, 30 Mar 2024 13:34:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=FyYnpkYYZ9TaYq0DuC2KGmOzf8nrGjfE6ueHnyLhYqo=; b=TX81MydZgqYjK0 crf5ACQOxBmWad7lJ0Oq+F02TpmGOkb1GhkniYQLmgaV9qO0Hj3QMm2ZpHxcfEfLui2QhBtmQOuf6 6QEvNHUF4JaJhC0XAOHHUIPhPFl4LptboKIXMkNEhVKoaVV8eoGVNovKuAOv9XM9LBSUfSYkBFueU h4yvQ/VLEpt5SG3hiR9emGyncTCLcm19232weCEjHCWqwLjroLnXiTDKEA3AyAcwQ6AppbBlHz/2R QuMU221b04crEmat6rdjeIxJFM+djCQ2EhkXtYdpj+yIGZSQCKk2Gvuqgln85WLXnmiQhQYNPFPkN Y8IQb2jbcvTKI8Iv9OMQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rqYqw-00000003YVb-3XQn; Sat, 30 Mar 2024 13:34:34 +0000 Received: from mail-wr1-x431.google.com ([2a00:1450:4864:20::431]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rqYqp-00000003YSb-1cAt for linux-arm-kernel@lists.infradead.org; Sat, 30 Mar 2024 13:34:29 +0000 Received: by mail-wr1-x431.google.com with SMTP id ffacd0b85a97d-341b9f6fb2eso1912151f8f.2 for ; Sat, 30 Mar 2024 06:34:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711805665; x=1712410465; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rymSuP0sS0VsQ6tf1rW9MJE5OL/RKLdSb3bB5F/aqEw=; b=fWw0OPxS8B7WQfS6V0BXS5+HH+2xl90jQVB1zMfdHMuEJ0BSwNBXaJbLA3eWmdQ/xE oISCesmx1sQWu5hmBw0kFMTp1mV/9UbrLX8stjPbp5xi0LQ9IVjWXv4xFA6I2j0uJo0K FuWW00G99ZvqVR86L+oN2PsAdE6MJ8a8fnmCaX1DD5dcRwBM2+5v5szL1XNHNSm2P2la HTkAvesJQXoG63SzN6gKAsGlYc6gweWtkVwEOAwvcUsCOvcFgsM+lOZxrbC203Ryp/x5 fTeT2G1FNqq0qkcj9lSEtVCVrubjSQGJwtG9aMSoBP1SCtxFSUOhwoXPxX7m7drLbZCv TTxw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711805665; x=1712410465; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rymSuP0sS0VsQ6tf1rW9MJE5OL/RKLdSb3bB5F/aqEw=; b=Ud7QstnHCfF7gpkJpEEt+pz4aRTKJdiWOSBEpSt7U94rIFp8ddpij5NYwmY9MN+iiR i9wcqYFqvxCsZo5bmW0O7VGrTKei5PuNrFijzmSs5rc1ylZv6V4SGcNTRUO0A96cxTYs SEWaix/GOxC1krN1CuXCAiTGSvwhyA6iJNUryyQIeIHz7tHpiXpiWwaCJ4tW9Z9RxNM4 /iaDxTgwV7u9U4JT5+YjOsxtfyNYdZp0em2w6nwQEmOSuzWKvDvYe6s4LXHyzJ6biuuI q7KsNZIOWBQ/5WXE8yeNw/t651TP1FLE3ci/tLK5luk/Zwslyz7F2naFiTa0P1Dq016u v/IA== X-Forwarded-Encrypted: i=1; AJvYcCU16ZSy8vn5qg+SynDcrGrofGVFRAhKEy8T/fAf1/pxpm8RodMbhqYGxjwAuW5m9Ob24jPZxF4+S2eZXSxzZI1g4RpCS9TfW2I6w/c+K9y0HOlWM6Y= X-Gm-Message-State: AOJu0YxYy4FosDtUjuabAmt8mIoEy42d70CzjTHfqSam4FoqthQ5p5+q L3X7edwhyLaQ6HdfGk8iYtNdh/jOK+3Kn5oeb254141eKVCqOqlx X-Google-Smtp-Source: AGHT+IH/1wUccWdZ+DMlCtESPEkHwH88ePvv0ej6zdewXAdqnjnXpdf+0VZv9IAKFLfQ1mS9Gz6jgw== X-Received: by 2002:a05:6000:1863:b0:343:3a4b:41ee with SMTP id d3-20020a056000186300b003433a4b41eemr4744206wri.23.1711805665179; Sat, 30 Mar 2024 06:34:25 -0700 (PDT) Received: from gilles-Precision-3571.lan ([2605:59c8:6662:b310:962a:f8cf:49d0:f63e]) by smtp.gmail.com with ESMTPSA id dw11-20020a0560000dcb00b00341c7129e28sm6454869wrb.91.2024.03.30.06.34.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 Mar 2024 06:34:24 -0700 (PDT) From: Gilles Talis To: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org, shawnguo@kernel.org, festevam@gmail.com, alex@voxelbotics.com, andrew@lunn.ch, Gilles Talis , Krzysztof Kozlowski Subject: [PATCH v2 2/3] dt-bindings: arm: Add Emcraft Systems i.MX8M Plus NavQ+ Kit Date: Sat, 30 Mar 2024 09:34:09 -0400 Message-Id: <20240330133410.41408-3-gilles.talis@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240330133410.41408-1-gilles.talis@gmail.com> References: <20240330133410.41408-1-gilles.talis@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240330_063427_610665_0D48BB5E X-CRM114-Status: UNSURE ( 8.88 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add DT compatible string for Emcraft NavQ+ kit based on the i.MX8M Plus SoC from NXP Signed-off-by: Gilles Talis Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/fsl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation/devicetree/bindings/arm/fsl.yaml index 0027201e19f8..cec1b31d0792 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1050,6 +1050,7 @@ properties: - enum: - beacon,imx8mp-beacon-kit # i.MX8MP Beacon Development Kit - dmo,imx8mp-data-modul-edm-sbc # i.MX8MP eDM SBC + - emcraft,imx8mp-navqp # i.MX8MP Emcraft Systems NavQ+ Kit - fsl,imx8mp-evk # i.MX8MP EVK Board - gateworks,imx8mp-gw71xx-2x # i.MX8MP Gateworks Board - gateworks,imx8mp-gw72xx-2x # i.MX8MP Gateworks Board From patchwork Sat Mar 30 13:34:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gilles Talis X-Patchwork-Id: 13611576 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A1C66CD128E for ; Sat, 30 Mar 2024 13:34:45 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=JFewxH9yxiOnsCj8ecn4z0ixA8MDMhmUR30P6janBtY=; b=V6msTvvHo1kNPB n9qrZCAi31+Nr6FTkuRvdRcELWMlcZzvUanHOMzMFN2EVW1xlFFuW/msY5mWcZE4AKOE37TWY+0YT rbZvlVCy2r3GMju769MOOvoo+wnIxIt2mIds8oJsSf4DbHIGWAv8FsazJhF3v4pIxqYeIjewcZiLO YJqN7T+kPDYNr9MN/tAVSemHLsyzmjD57X1b4PsBaV3N7IDugn//VReSqJRu6rYYrI7aZoKIM+hE4 grCzKOsTnaGcmlTLaoWVAmFso9aJZJ3Ehof/vRS+gKK8jdsaDs8Rkc/b8NlWfcUkiEoclp67PUVA1 OSJeJIIKDyiyQND7uPog==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rqYqx-00000003YVu-3JUS; Sat, 30 Mar 2024 13:34:35 +0000 Received: from mail-wr1-x434.google.com ([2a00:1450:4864:20::434]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rqYqs-00000003YTP-0oit for linux-arm-kernel@lists.infradead.org; Sat, 30 Mar 2024 13:34:31 +0000 Received: by mail-wr1-x434.google.com with SMTP id ffacd0b85a97d-33ff53528ceso1939404f8f.0 for ; Sat, 30 Mar 2024 06:34:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1711805668; x=1712410468; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XMevo6WW+3XwKNr2qFifmuK+V52q+KQp33DA4yqc8ZA=; b=SWY6xjHhH3FVs0D9EJl1mTuiyWui/ORBOsn6CL1fZj7cr8/xb+7GvEJjTAOixaz1lp E4zXwkffHMTtCy+BVAbrraWSvlGJuk5L8Gp/ml9h26OlOwJcp/wsnfAMi4flgjB4elEH 49WJfKFcXKljc1cafXRq3HEDBhK/FEIS4neAtL1sGBPtJtJoTzuxwTN92ASO7xZYmNuZ iMboGcuV7OKcfsEMXhc79nqUd7ecMG5z2QYqnPqOFyS3qYVoSuN3IlJcVKFdePBWs0lD WpLunYBAdWoQ2BOaP1nS0rNIaLBMzr4rjrsn2Pvip7E4e3BK0OuVrEJ8DWFujlin28ul ZASg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711805668; x=1712410468; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=XMevo6WW+3XwKNr2qFifmuK+V52q+KQp33DA4yqc8ZA=; b=gEjgXmvflG/lXzWjxyc8F5pOcHu+Xkvrn/y4UurIZaT2+2R6OviCnmhAi7Cm7oWx1f zfSnoNozn55je81xv+AuJOGam03BLo0g9wl92H9aVzQCpqOnBvghlxibxM4/1nao/D1t n8YNCttA25iJGtFEYzYwEJwL2ladt6eIu4TAd/l7/Q9/jlaemP13RzLiNL34mk9xbwho mPdpdcEzzVYD712azf7auvsKIwfXNr05XJDFzeQV6ZZrOL/zKCCInBVh86gKGeW970OH ArnebMKVxZHncw1aOtvzUR718s+71GxG/+/7RUaa6dxvAbEnFyT6AiYq10iVBcoMt3Jl Drkg== X-Forwarded-Encrypted: i=1; AJvYcCVkjywDfZWkGpmkqcP9rZJ6UKjpnCUgYTXqyN/E8ZYasPN0FSQB163eRV/vpDjxGb9txnlu0yB2xhoujXYxf9Vl9oO08xf2hTjkLy7SRbcNcvwYLW0= X-Gm-Message-State: AOJu0YweEOZXeDVBmWtqO76S9L7lmyvTNOXud3RhG/Z2oz0hqz9Aqva7 mkHqSTDUrqDi4JCa5rNcq1YzgXYc81Hb6lfGP3kNbSJC2hE+5N/L X-Google-Smtp-Source: AGHT+IEAEcm91VbHXKf101o7NWsZaI7EDIIaBR0W5taBaWfShc8iBCId2Z3maZmnFwRm1uRg2QeSOg== X-Received: by 2002:a5d:614e:0:b0:341:abd4:a6e8 with SMTP id y14-20020a5d614e000000b00341abd4a6e8mr3240842wrt.60.1711805667922; Sat, 30 Mar 2024 06:34:27 -0700 (PDT) Received: from gilles-Precision-3571.lan ([2605:59c8:6662:b310:962a:f8cf:49d0:f63e]) by smtp.gmail.com with ESMTPSA id dw11-20020a0560000dcb00b00341c7129e28sm6454869wrb.91.2024.03.30.06.34.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 Mar 2024 06:34:27 -0700 (PDT) From: Gilles Talis To: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Cc: conor+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org, shawnguo@kernel.org, festevam@gmail.com, alex@voxelbotics.com, andrew@lunn.ch, Gilles Talis Subject: [PATCH v2 3/3] arm64: dts: freescale: Add device tree for Emcraft Systems NavQ+ Kit Date: Sat, 30 Mar 2024 09:34:10 -0400 Message-Id: <20240330133410.41408-4-gilles.talis@gmail.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240330133410.41408-1-gilles.talis@gmail.com> References: <20240330133410.41408-1-gilles.talis@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240330_063430_280217_6376C4D8 X-CRM114-Status: GOOD ( 14.73 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The Emcraft Systems NavQ+ kit is a mobile robotics platform based on NXP i.MX8 MPlus SoC. The following interfaces and devices are enabled: - eMMC - Gigabit Ethernet - RTC - SD-Card - UART console Signed-off-by: Gilles Talis Reviewed-by: Andrew Lunn Reviewed-by: Fabio Estevam --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../arm64/boot/dts/freescale/imx8mp-navqp.dts | 424 ++++++++++++++++++ 2 files changed, 425 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-navqp.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 045250d0a040..bf99864c0bc4 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -166,6 +166,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mp-dhcom-pdk3.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-icore-mx8mp-edimm2.2.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-msc-sm2s-ep1.dtb +dtb-$(CONFIG_ARCH_MXC) += imx8mp-navqp.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-phyboard-pollux-rdk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-skov-revb-hdmi.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-skov-revb-lt6.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8mp-navqp.dts b/arch/arm64/boot/dts/freescale/imx8mp-navqp.dts new file mode 100644 index 000000000000..5fd1614982cd --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-navqp.dts @@ -0,0 +1,424 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2021 Emcraft Systems + * Copyright 2024 Gilles Talis + */ + +/dts-v1/; + +#include +#include +#include "imx8mp.dtsi" + +/ { + model = "Emcraft Systems i.MX8MPlus NavQ+ Kit"; + compatible = "emcraft,imx8mp-navqp", "fsl,imx8mp"; + + chosen { + stdout-path = &uart2; + }; + + leds { + compatible = "gpio-leds"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpio_led>; + + led-0 { + color = ; + function = LED_FUNCTION_STATUS; + gpios = <&gpio3 16 GPIO_ACTIVE_HIGH>; + default-state = "on"; + }; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; + regulator-name = "VSD_3V3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + off-on-delay-us = <12000>; + }; +}; + +&A53_0 { + cpu-supply = <&buck2>; +}; + +&A53_1 { + cpu-supply = <&buck2>; +}; + +&A53_2 { + cpu-supply = <&buck2>; +}; + +&A53_3 { + cpu-supply = <&buck2>; +}; + +&eqos { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_eqos>; + phy-mode = "rgmii-id"; + phy-handle = <ðphy0>; + status = "okay"; + + mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@0 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0>; + reset-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>; + reset-assert-us = <1000>; + reset-deassert-us = <10000>; + qca,disable-smarteee; + qca,disable-hibernation-mode; + }; + }; +}; + +&i2c1 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pmic@25 { + compatible = "nxp,pca9450c"; + reg = <0x25>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pmic>; + interrupt-parent = <&gpio1>; + interrupts = <3 IRQ_TYPE_LEVEL_LOW>; + + regulators { + BUCK1 { + regulator-name = "BUCK1"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck2: BUCK2 { + regulator-name = "BUCK2"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + nxp,dvs-run-voltage = <950000>; + nxp,dvs-standby-voltage = <850000>; + }; + + BUCK4 { + regulator-name = "BUCK4"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + BUCK5 { + regulator-name = "BUCK5"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + BUCK6 { + regulator-name = "BUCK6"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO1 { + regulator-name = "LDO1"; + regulator-min-microvolt = <1600000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO2 { + regulator-name = "LDO2"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <1150000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO3 { + regulator-name = "LDO3"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO4 { + regulator-name = "LDO4"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + LDO5 { + regulator-name = "LDO5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; + +&i2c2 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + status = "okay"; +}; + +&i2c3 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + status = "okay"; +}; + +&i2c4 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c4>; + status = "okay"; + + rtc@53 { + compatible = "nxp,pcf2131"; + reg = <0x53>; + }; +}; + +&uart2 { + /* console */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +/* SD Card */ +&usdhc2 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; + vmmc-supply = <®_usdhc2_vmmc>; + bus-width = <4>; + status = "okay"; +}; + +/* eMMC */ +&usdhc3 { + assigned-clocks = <&clk IMX8MP_CLK_USDHC3>; + assigned-clock-rates = <400000000>; + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&wdog1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_wdog>; + fsl,ext-reset-output; + status = "okay"; +}; + +&iomuxc { + pinctrl_eqos: eqosgrp { + fsl,pins = < + MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC 0x3 + MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO 0x3 + MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x91 + MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x91 + MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x91 + MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x91 + MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x91 + MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x91 + MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x1f + MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x1f + MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x1f + MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x1f + MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x1f + MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x1f + MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22 0x110 + >; + }; + + pinctrl_gpio_led: gpioledgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_READY_B__GPIO3_IO16 0x19 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL 0x400001c3 + MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA 0x400001c3 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL 0x400001c3 + MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA 0x400001c3 + >; + }; + + pinctrl_i2c4: i2c4grp { + fsl,pins = < + MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL 0x400001c3 + MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicgrp { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03 0x41 + >; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + fsl,pins = < + MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19 0x41 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX 0x49 + MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX 0x49 + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x194 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d4 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d4 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d4 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d4 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d4 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x196 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d6 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d6 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d6 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d6 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d6 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins = < + MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; + + pinctrl_wdog: wdoggrp { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0xc6 + >; + }; +};