From patchwork Sun May 5 22:22:43 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan (OSS)" X-Patchwork-Id: 13654684 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-he1eur04on2055.outbound.protection.outlook.com [40.107.7.55]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E1B92136E37 for ; Sun, 5 May 2024 22:14:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.7.55 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714947301; cv=fail; b=BXkUFo4Oih6gUyih+nH8x2rJBP9fAeu+Jp2Wff8LWkkAio4UOqs8YPpFrqf+/Dpkg8eL+yTd5EeELdTgTw/N+9+UfKC8o6/Yq97OqM70C6GzMxncu9s3Yp9Pv3s9i4rf4niLWWz3Apfx8XLriQn2WSGli4xsZTr+2MgBciBVFPw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714947301; c=relaxed/simple; bh=xDHthho3clLMwVkgJtffn/O2I4fbcl26gyOATRJQtI4=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=q29f1SgvD7elKQ0XaKHu4/xtUsbS4gzKtxmg6S9pPPEUccdodJeKU+uosuTWO5Ign0ikWOlTGkBMU3GZ8BbVvhIwt4UGcOJNWMAGa9SC28oEdq/t7CqLDpo1OGKkel+ZlQ61slm65rr0B/T/VGs5syJbow23gtB+SiWHNDCNVcU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=ZkR1H8sm; arc=fail smtp.client-ip=40.107.7.55 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="ZkR1H8sm" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ZpXrHYkU1r9I7HIG8fd7j7p+wGF9em05g3MwAq0+6cYtm0YnvO/tCFpJhsejUN75LVxVpJV0frMWm8fnwkEQ6sT4rABHaa+gfyWrugsCn1B+jC2cB92/4Ic3lENSgrBA1VzHcVuxZ7n4wzXV4dTvvJsNHeft+5jnhaGqCaTLdM0bDg4gsPcXtQ2XkW799wVlalG6fqnGrx53bpVPx0B2qkguQYqhMV2lfjzr/M3DZrzlKYMjVjpGgV1AnQXyiBEr2P7Vja339WuhfjcdvOyqooRvnfRV9rRHL9BKsMKHQcPp8B0tYXbjhs1irJNJrVQKOq0mJi+I7HfL0CA2Mw/s3A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=N3LuyELaiSC0sVNX2XPvkzFPVBktsV4F8YpUGnJ4zDs=; b=e5yqHjgD8QvreJgU4WmzDzB3pU4LilfkkOamj1dg0HNlaoabRPSfTcgwjHe3xXcd/5bgdc1zxPxhTC8nPpXWhKG5mKYQlYILsJCQjC/CbwN7tYHUWIdvzrT+j4bh8vGPR4JaFcHEX0m9y6kpswvQSm3dpdSwNx3unOnUqL0g/GDXuEmSTQOGBmF52O/58/bs/N+2+AEcVIrau4wmfp1wo89Lh4LWtqLIxLMxBB4fMTbOT73qWYu+A8Dk1N4NQ74tBeSwZLbGSRP3wxMz24CJDRivFIrdaXfm7vUgVMta73r/dnnMnJohfMfBDp8ByL40Rpj2v68azFTuaq9q2Lh7zw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=N3LuyELaiSC0sVNX2XPvkzFPVBktsV4F8YpUGnJ4zDs=; b=ZkR1H8smxeMOUjWqGVEFFcrtVpa835n2va2uAgHbRSzgnXa/wgmnW0i0UEvIiuC0Vobb9/uE/rrUESxzK+/aYMQOao7jFSKB6LxOGYFIQn+0SbXl+tU/scVwZRxwjZhuW4eMqXhO01/qhWxQIwzhPEU++FKcxZoVvLM3j2Q0JF4= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM0PR04MB6818.eurprd04.prod.outlook.com (2603:10a6:208:186::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.41; Sun, 5 May 2024 22:14:57 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d%4]) with mapi id 15.20.7544.041; Sun, 5 May 2024 22:14:57 +0000 From: "Peng Fan (OSS)" Date: Mon, 06 May 2024 06:22:43 +0800 Subject: [PATCH v5 1/3] dt-bindings: arm: fsl: add i.MX95 19x19 EVK board Message-Id: <20240506-imx95-dts-v3-v5-1-5ec9b99cfb2f@nxp.com> References: <20240506-imx95-dts-v3-v5-0-5ec9b99cfb2f@nxp.com> In-Reply-To: <20240506-imx95-dts-v3-v5-0-5ec9b99cfb2f@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Alexander Stein , Peng Fan , Conor Dooley X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1714947780; l=938; i=peng.fan@nxp.com; s=20230812; h=from:subject:message-id; bh=hxkVlQeaJgJhLHSlZ83jW3veqMTWVj/bEjw+HMyTvrY=; b=BRIU5KbIwrcLTQdj7pQTpe8T1iL5pd0Q+L7soD5+0K6lynEHlpQ1d3XbfxJk8zCFOOB5uBwzN lmTO8WmhJMlBRxk8iIzUdJBac40Jaa/SQUUafrz8PktNzI8GekoapAa X-Developer-Key: i=peng.fan@nxp.com; a=ed25519; pk=I4sJg7atIT1g63H7bb5lDRGR2gJW14RKDD0wFL8TT1g= X-ClientProxiedBy: SG3P274CA0023.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:be::35) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|AM0PR04MB6818:EE_ X-MS-Office365-Filtering-Correlation-Id: 088dc564-2aec-4b38-65ff-08dc6d50cc2e X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|366007|52116005|1800799015|7416005|376005|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?Apa0oSOEFQXlguD5Fv11H4BHvqG5xE8?= =?utf-8?q?Go1P7LysJ8BLEPXYOehClK7yAl2TCOKhWIhwRDOp3yxyP6cdSI3JqdhbJDCk6sZyb?= =?utf-8?q?B+0eYkAGhv64Vw7KomRGq7kk2GwNbv/KzFdvGrCyUqN7b6Y5morA1ylk0Xe136hJQ?= =?utf-8?q?7FhzO5mFxIJbQVDj3qcdg0BxCPMsrLrdHFexSdGuU3ZroDlKQLKgJ9O1Q3rORDAAo?= =?utf-8?q?84PTVagjqsUZKMgxUK69zecFEPVK/ufN6+CXArLqs23DQL5Gb+81L/muefgfTAt0+?= =?utf-8?q?FQZfHIaT689L+xn/iPcwPNg+pxMwQSVVnqy7zMQFjr8DzW/4a5AflQ9kPqgV+Y5Dy?= =?utf-8?q?mIgzSFGCVoWgKTeLjOh5rf82ipEt/t8owcKnzXzHf0jqGMxIvkGDQMBH6aTuEccYX?= =?utf-8?q?hWHioUsqC2RqtqayRQn4RrvYFhwvitAOpjw+HbYWIVWHBCzfRNjBXjMcYacX6xAVi?= =?utf-8?q?QrY2Bym3/Sb+e1kdK4nEjtwE4m/w/dQpAZxOr01ZpiXrDGBQ6fHoz1fQXdEe8GlNd?= =?utf-8?q?TeH4OrNcITFFnscncIK4MkS8IUfEwxUy4cYOWg+IVF1XXvyW+8reqLs0yRZ7frIp8?= =?utf-8?q?IwlFWUXRn10uZn/UgSMpZ6zcbisJiSJrnJmfI5VYMYK7D4z8QGcNRgVusOt9umQBk?= =?utf-8?q?ly+Xw1n1nJ6qHJRGxiyGyG74YuKFRQxrwhD3JzErToljnIaoUWhZ6WnThYYps7D6Q?= =?utf-8?q?UxqyQXkidDTv/KscYTycT4Z+3SDLE/CRGrAUKm3i40hWKcnG3AIzp0ThE1PQKbnjd?= =?utf-8?q?ZsACV9pvohPWS80WArGggdriBsU7nogDhCu2GEmv7gps4DBVTRj9GvOg9ZxpFzdkH?= =?utf-8?q?v2b1cZug4y1G9cTn6hqwiyBWzE8dgK4XPkAP7uAT5W8vOoSwJQ7ZrfUpdCjuxae9S?= =?utf-8?q?6pXAtYXeUBqQjxBh/wOb9VTMqCrAEItw9Fm2GmYM1XoY9csf5Aeqkt3xi18NLEdwy?= =?utf-8?q?A5vdqgNkPVBIMuRh1CxzUPSelzjtr+iUwHiP4yj356BQZXTWjzC+qdhKruBd2lj52?= =?utf-8?q?4yrT5Vw8byAdFzwCLjB7F4xvFI6S9DToWMoWmp6BJCViH+8P5XxEUS2AFZVci4F3I?= =?utf-8?q?gmttg0F7e7ZYFItvEGSaHXY6ZxMWBEchUPtFKEEWEJgTKKk6Tp0W+9rZm2qMpDETT?= =?utf-8?q?ZbmJBHExZtYUAbF3BSBScKIyQ9YBa3fkqSZgRiYSkfqdjMSy6tyomGAjbmSOVnwGF?= =?utf-8?q?KIh+nG8g4sbXFr7ABzg7AwycPxmxG8OnG/be/l/2zKUb7nYt5z59HoAwAhnQcXKqd?= =?utf-8?q?qoSeiJnn4Kf+f90+GmSX6GoIjs96MLR9MlA=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(366007)(52116005)(1800799015)(7416005)(376005)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?9bykmvhqUKZlUDHe6ly+3OUwgWkn?= =?utf-8?q?OzRuEjAbkfzgPbfde/h1X/9gztfAcSuLk1aIF/GKFDzcaD8QkF3+3Cje81gHmTGCs?= =?utf-8?q?nd5q8fMO0iJw9Y8TEgBxy6HE8srXdj0U/SxK2P3mePdNA+kl+tZVdCfIDVQYDi6bF?= =?utf-8?q?BUSnbbngg+tOio3Bnf8VUiHA8wFKmvP7W5psqWCCeCbvdS/bhN88egxze6wWrSV+1?= =?utf-8?q?zvAlc0o8keg3wJWqNw5FPQZzJKWknVWqy0cR8ve4pnCfxxMnr9dimjh2uHdOisPDo?= =?utf-8?q?3JWsioyFM+kQ84t8Jdin6wkFW5C/h7NDDrVwGf2kg5OOO9KdgZdbpaF3CqvWN/+Lb?= =?utf-8?q?dLoSZS94QAmfLGzqRWAJf8EJTOPtboahAa1YnVwcUG05g3n6yHfWrrThE62cnva1I?= =?utf-8?q?uDzyUyYsve1Fy+6ramc11B+1imZlOv6KPubutZVgzUE5IIbhv2ICFoiH+AUMmuU8D?= =?utf-8?q?brkeo9AKxyNJ3iMSXIn/6RnNvM+E31WFNy/eKQXu/P4+fYdZfy1noZSeRWXIMN8pW?= =?utf-8?q?3stWMic6VtU5iklJOK+rg0vgYvk5WEfGVljDsRKY+C+JbjeAGvzWswmbnOlItiL2N?= =?utf-8?q?H2DkhWhOtnQ2HJ8UxEiWiDPl200zxKXBtahTTZfV32fgQlr7DrZuvg8XF0KLXVrb1?= =?utf-8?q?XyKZc57lOC7Gh7jj1Nza3Wn/p6HHNxg6Wow6EURmMG1Jag/T4qxLLHuMZn/KY0Cww?= =?utf-8?q?kGq9U2f/AmKlMLsmnTee/z9ocx/LbWQiQnHGfiQkz5KDNYqYnnIocMSGZmaKDdjlK?= =?utf-8?q?fgW+KWDVGteW0I2s3mVhzDOIQkkGQ8dJ9LlGcZ0tgSA3qEKHt/E7mGVaE7mgBL0WN?= =?utf-8?q?oyND6oVeDUMMPYoPKghyceolVYB1IcD6nOBd3cfJWD7qBnJ4Pi4eH273jYP66RX4R?= =?utf-8?q?lAlHP02InnlwUtelLwiWh4kR6wQxE3CbP4Qg/MUw/BKksbOT+SJqMAjzV6vcp8GPn?= =?utf-8?q?oIbl5E5jn/a7wmk7+RvCo94w7T9mTJnmnb8xOdlPdjbFMBvhcAoDGMUR669yL6MF8?= =?utf-8?q?6i8czjbEJOQXs7Fbtju55kw3vEjJg3BX/nkh5nqD1boxulqH1+PCQPkvsjJimKEj8?= =?utf-8?q?3sBgJBWQ+VK30/vcS8H7Wh/Pk4yRCBsjo30/di5nynSWgzRChHQ180LQDb/9hj9CT?= =?utf-8?q?25AarEQg62Dp1hWGddUxRg0EH+u7jBTt/jsxoFUTtXt/Dd/QeqOx8eHnWYLt5MwEK?= =?utf-8?q?yuHB3hZR7NRU/qKgVIwyZoXkyUlLSuofGI2+B/fT5SgkbnRH1yE2lZU41ovDR9o4I?= =?utf-8?q?PoT6rGNkIfaxo4gvQpsVvp5YeoBG+TNszHJvpF1WDcLJq/e0iLi0bVJBScOqs1QQo?= =?utf-8?q?6Tz0g/zQhhEX69V8MhKb4rMwwvLmiT8XzY4jERIDmIpNbl8jr7m2J1NGG4Dx1GdGW?= =?utf-8?q?SrVLbUapqdIWzAY+D6j3Lh2xlPrngNWDZhk9ID/IFWAiVoWdXjzdoh+cQlrH/Jy1i?= =?utf-8?q?B4GcwU/+pORfD1RHpZQj4TpBXLioNqKkUiZwrNS51cHdZbFp7HnmPEC6Q9u3ruy9u?= =?utf-8?q?WcZT+KN79z0k?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 088dc564-2aec-4b38-65ff-08dc6d50cc2e X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2024 22:14:57.1205 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: KNuKalSa6t/p0V3GDjtH8n6QZwCa/Sa5CD2psM8nQLyxA5f3j1lurGSPH/EIjzDd5K3esdnsetFw8qUhYMcHEQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB6818 From: Peng Fan Add DT compatible string for NXP i.MX95 19x19 EVK board. Acked-by: Conor Dooley Signed-off-by: Peng Fan --- Documentation/devicetree/bindings/arm/fsl.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation/devicetree/bindings/arm/fsl.yaml index 6d185d09cb6a..5c9014087c17 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1275,6 +1275,12 @@ properties: - fsl,imx93-11x11-evk # i.MX93 11x11 EVK Board - const: fsl,imx93 + - description: i.MX95 based Boards + items: + - enum: + - fsl,imx95-19x19-evk # i.MX95 19x19 EVK Board + - const: fsl,imx95 + - description: i.MXRT1050 based Boards items: - enum: From patchwork Sun May 5 22:22:44 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan (OSS)" X-Patchwork-Id: 13654685 Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02on2066.outbound.protection.outlook.com [40.107.247.66]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 58590136E2B for ; Sun, 5 May 2024 22:15:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.247.66 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714947309; cv=fail; b=od1TYuc2D2ujc1NFmwX/6wyQvuQLt/oKK4xvgPiSY9Aut09t7u6BOHX61FNzbPrTBBqc1/ku59f25wSc/0A1l4JjVQdJjg2Vb05VyWBm6YiBQyYyLjrNZyh5oIwYbJtOa/KRkr2Ajc3WrIhaOV8i0y1NfU4JxpXcVv/xPXS5b/o= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714947309; c=relaxed/simple; bh=lvnGvQQyO0bBhqqvNmrly2iuqrN37T3qPCXxuP9ypyM=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=Q0ASqu3lHuwbXCnJQY0VyhEXbzD2hx8saOiCXXGuh0q37OPsO7+P8eTIoNoTLgljAFSH+Zbznil1wYu1wA4BrMxS7xcL2eySdT3BEzGK8adRfGSAQbTZ8Pk107tZmqRH/deyBRYbwJm/GDM6mQK534QAEK7CeAVIA2mUYJx8900= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=h9C3cOlu; arc=fail smtp.client-ip=40.107.247.66 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="h9C3cOlu" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=m6SM5ZWJT0bTZG4xdFAozHwllfyKFQJ5Wl52oOFW1BvimqBb4wtGwkcJtHUIx/95ZOu7NNdt8f2ZpWhwZ/hpnxPYosgZBX2JjNA3XTuOtxk6ZaYBb27ojEh9vEqpbdDDHgSe79WF3vs3NmKwiLztU0aPbfiuwksXkrgPQR5J2hj8fxnsyZEM3n4rH4Fb09NGt909vFgR3MsNjVBFiocjFjmZLU489YR1bMzKFeVqHcLx63vjVdEblpUKvx+c1wG2qApqCk2x/M1PyhCWEbULAzwBMBkzXwVRKFqnnkjjhtrt/wccDS8G6cpuS2oJ2JEeROW0mmFWfD2JnuxEv9E9Uw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SZNkyAMFBL7cftc2WE4vA8Q9dxlitnW65qs6a5vNRQc=; b=aVHszqKP4f+kOVQqe02QREwggJMu+VJvGnJ1W1fn5LfqkhOa191LMPDEArj50urF91xrRGXEpDDHk5Ee65SYd0eQCZEkOTUBnL02pKg+M4FBzyA/ENWPo0W6/hEzR9Y5K/uh00iYjykcv+ofLtAc146fvWk7gi9H64M9mEQJrBYTj6EAgmKcNn39WTwgPzy4MzluAq2vaDBl7H2XoTJv4S3hWHOqpgwkRr79GYdfwLOcR+e6vnwmJC/PeT5x6u0ZsIMSJO1SHii8VY+an1RSEp7x9M7yZsQ4YfZynhT0BaqSqUTudMegf1vUmr0SIsBXjd1fuZbxcvEXpm/nE5Zb9Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SZNkyAMFBL7cftc2WE4vA8Q9dxlitnW65qs6a5vNRQc=; b=h9C3cOlux6uVx610rywm0QwXrZoDJKo0R/gmXjzPJGGqH3YB3e+uvLk4iuxBUp10cUgDygc3Mk6etrY1lm+L7kR5/siOn+WMOQLPyuprlPcUfGE8dM5tNgyhgQBVYLHNASWUKCHgB0cUSvZeutcAUwGm2YiR/qLOctXcdu4hRfU= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM0PR04MB6818.eurprd04.prod.outlook.com (2603:10a6:208:186::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.41; Sun, 5 May 2024 22:15:01 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d%4]) with mapi id 15.20.7544.041; Sun, 5 May 2024 22:15:01 +0000 From: "Peng Fan (OSS)" Date: Mon, 06 May 2024 06:22:44 +0800 Subject: [PATCH v5 2/3] arm64: dts: freescale: add i.MX95 basic dtsi Message-Id: <20240506-imx95-dts-v3-v5-2-5ec9b99cfb2f@nxp.com> References: <20240506-imx95-dts-v3-v5-0-5ec9b99cfb2f@nxp.com> In-Reply-To: <20240506-imx95-dts-v3-v5-0-5ec9b99cfb2f@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Alexander Stein , Peng Fan X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1714947780; l=44290; i=peng.fan@nxp.com; s=20230812; h=from:subject:message-id; bh=v9IJGAiadaEsC7QsJs4a6vDPizygUCfvCuEi3UT/wEs=; b=oQHuJ41rWm+1ZUEV5sX4c8Bc1/VYp/39YR3ndeCp4SKxDUsjrlXm0+nobhFrDTvA8zqLVMfQY n6Xf9NIzyLoDap83ikwS+qmNpl89rSARAOPV7iPADd0gISbbeUlawZD X-Developer-Key: i=peng.fan@nxp.com; a=ed25519; pk=I4sJg7atIT1g63H7bb5lDRGR2gJW14RKDD0wFL8TT1g= X-ClientProxiedBy: SG3P274CA0023.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:be::35) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|AM0PR04MB6818:EE_ X-MS-Office365-Filtering-Correlation-Id: 79715be2-e8e8-4187-be7b-08dc6d50ced9 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|366007|52116005|1800799015|7416005|376005|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?+eKiLUl4pd4fj1Lj0EILJonxN6NTo2p?= =?utf-8?q?0KD+01XQh6oq9VwGVASKBlv7qoEE/kAvkRikNxMBdiVeX+zUXcdvy7E2CeQl7jQNQ?= =?utf-8?q?SM1aU0vaSRNsbVMcfEpw9ikmbQAq4DdWc4l4YK6Wdg9jnleYhpsAD5i0Wx7A9ToH8?= =?utf-8?q?rcYJVQ0vnfsFCKojV7EwvIDmvrowQGskCE6nkdUfgkK4zF4VYtsQVNOqCPQm5Tn95?= =?utf-8?q?I2i4fK+OmuSLVWpOK2rGU1rq3l6QXwQkXHAVVRP8Q+dcTPgiXnaAHGxPCadGONCwe?= =?utf-8?q?rcZyB8Wt9FtnDudQsKWKL8rimKFUnarbD4Vu8Ij41k330iH/mehwGkcneKyY12B5H?= =?utf-8?q?wITiqL056mJfIe5AZM4CJHNGBtdgZyRQKGaQV55JQtTXxCVtI6fbJYj2Ycmywnfkf?= =?utf-8?q?21BUJ0/P79Mt/F4w8diGja1yGvNBUGhGxT+Hia5SEp1nJPYYAsSCkp4/aYOhv1MWs?= =?utf-8?q?lmqr68bcdPChcpTRh/TU3oCLM7IhA6KyyWME8WUECmwbfh4c9Lau8nwZUpzL9RFef?= =?utf-8?q?zawKIZwJRGHA2FfuoskKQBgljbrC41uuDBW8iZJ64MBR6zWJMkJqlA7w+CdZ8J+tx?= =?utf-8?q?kJ9BPikI2B+mywbDkUVaoPBgLaB54E9rUdDIbWPHFE6u22wgvhU47SW50jBQ8+9c6?= =?utf-8?q?UfuKu969OYJ+NgYFHUvdv063mO8W+/BwY1BIdVBE74yaZu0EID7DOc8uvZqTtl/KW?= =?utf-8?q?+w0mKrNpfZvL2KF3SfLKuBLOt2ZOubVXujOKJEn+uGrQkBlF9iz/XXS8yihaPr5jc?= =?utf-8?q?/tePZnNKY1or6vrhHyuwsVjgckJ0mJVtQJqPyCa1BwjwCrUm8ccPFm8/hWqDeGKl/?= =?utf-8?q?uMLXHYhXczE1yex0UK+ba6b88sgiNEiI2eDlc697wSBPL+tUUpIp8DlFr+Q2v6iuv?= =?utf-8?q?KgkOXrqvyVjAZAvzhIS02pDpAzjEltEUlTvxSoeOC4WIbMGyg6LPyBKV7meO9RyRC?= =?utf-8?q?AhI9H5CAcTHODTs7gMhXaFdT5vvUtw598kGSAnOSjlaH+nI0b/j+5m/Ujuxd9CwdQ?= =?utf-8?q?wlKTvdLs/DUPWaMXYUnikr/aR6gMLgZ6Ku9azu0ZdnGQoWvZH0yXfR1TXRbkgA78f?= =?utf-8?q?31dNvp95ihKddc0o1mMdSH+lZgI64XYIrp99lPBNiCnfRLQJWMVGYbpzeo5cevCPl?= =?utf-8?q?LejpF/kG8rvGUISZNIfMB7W3ct/ijVFrlYUM5CFAu0aZjCmvAkzbD0xHinhjnAW7H?= =?utf-8?q?IH3620S+BdYuw0qCNgSoCkN4uDvOeOmoH1H1mp/TE7+dUZZM/HcRXh8GVA7K0UBTq?= =?utf-8?q?zBYAZR30kp9a9Sf63D8vtLg9jRoN7XV2QTg=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(366007)(52116005)(1800799015)(7416005)(376005)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?KDEecZ1Fk9wi5x4Qorxj7QYdzDEW?= =?utf-8?q?MpstHH/jv+l3MYrahyndGs79AJ71t1/X9uxFkv3yZWtloT8vPIdghoNDIGOYYlAod?= =?utf-8?q?hxg9V2LGBNAdFrolRAv21/qNZ9eaF05djlrZleOvGP60UOJou8WK2b/OMyLCOjw3s?= =?utf-8?q?qs6iHySspaUs2mMbJxwsuROKfdXJUo1u2IUgz5Yao7TTX070sKVXsvNSc7ibi2t6E?= =?utf-8?q?R+X1ySG6Xh5waapj4e1U26J2X40OxG0CPVgvT38DNJvZUPceaXxJgoi7SHyh0fGkc?= =?utf-8?q?iNoyLnB0Tj0uJwezT8pt/VRUdy0qquJWBXklI60l+OYy3IN597bU2UfoTsAFyUYq3?= =?utf-8?q?sfms7/aq/8ecX6XC83VNv/BBjR+x6J+T3Mgw9ZISu7jsURjxSSprL48aiP2LIzwMv?= =?utf-8?q?ykbDA7TbC9r5FZv/QKYJea2YajrrHAxR+hck5D0oUkKFacq+kq+dqtmXnvcbbPEcI?= =?utf-8?q?SlBBXJ1jDehsiDf94UDuBfGCAYdXibMq1CUTxk+3wrJv1OllMIX4R6B8WcwPAC4K+?= =?utf-8?q?KkycbS2s5nORXvdW1mjdXbwavrF/rsGBzBDktH4KSuXHTPH2lPQt5Hgxsfl50/rj7?= =?utf-8?q?JvfeKuhXo9sgN4ZI33Sme1fOUg+wSNUtNZNZkx16cMNHoHoI8P6Kbdxqk4jDRSRcu?= =?utf-8?q?ACmMIMR9CDzF29eUzHNc2GB3IJNygy2l9bXtCGNP9UZ+IGu1nHR7sNvcKAkvAPgpD?= =?utf-8?q?9fUkd8jr8V1pbsh96otucxWHOofLZvhNvov+4IwjGg77rmAhIE3jPbiVpWljDP1wF?= =?utf-8?q?L9P2VqiqSH+7/xmZlVLRIGe+eyCsE7xrvCHgLfYyPfQSZW9QslQpVAYIath3yfjGc?= =?utf-8?q?R1P9vjX2grfB/K+KDUAxiafdAfcg+TTOPI9qnIG7XOjkjk23DbWPT/2pG/IU0uf8z?= =?utf-8?q?3kA3hGubSZxInQskNzJkVx4JjJsn+LYDeTxETa2kaaL5qdWWTdcmz7plCzOmmfqta?= =?utf-8?q?ztf2WLlNj5kUHMGDqK/eGIJWvNIYsBtycOt5ETLEBu3+fQCxe6DODfMerrf/aDu2K?= =?utf-8?q?zgaWmSEmBp8wEwN4MNe0++xCnhWzATL0F2yMVIG2PnM1cWkTr8pMmP0kcOl8+Cnvj?= =?utf-8?q?KR8egNcxQgr6Z8EYLI9oEPuW0bDHjqgN2CZrEa8H5moyL6OHMj6j9kCJIKFY9v8K4?= =?utf-8?q?cWLUFfvNzcL84WNHNEy0pzwmS0LUKC3z5JRKq23KncImuz92qqt4Ip/zquVdTaKaX?= =?utf-8?q?10HLptzhdUEHDYUf+mwFsc3l1xhSK+HypJqc4GPXl42SEiggQPYeA/YZW3JzEw/6a?= =?utf-8?q?7dF4MUNQNiIPOGUou78qsZVdNwxxgs8JjYHo/otzTfaCSZmM3GrNlHfNyhbfiqtN5?= =?utf-8?q?W2Z87oyZUR49jPL7YBT5uOJHKEeXnnXX8+rHL1/itwvxMLAHBaKN9u5WVO9jWDnKq?= =?utf-8?q?qGFFJznveCu7eAKRE50K9RABgjlguTEfDNyPFy7fLqxlCKy7X+wViUKKe9r9vy3lc?= =?utf-8?q?JRJEOiJgg01KmllnqJg19foFtK+CWAzoufGZLLFPKf8JjptJKRgWFM6Jo3HEyIeBB?= =?utf-8?q?Do0v/4Xk13JP?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 79715be2-e8e8-4187-be7b-08dc6d50ced9 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2024 22:15:01.7821 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: P3b7JcKKuRWK5kiATk5nJaZiLURBfTBhu5AXmsnEAxpsxNvasH427ymKPl0vi1Dnb0aiSCgk7qMUoJT7ij/DRQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB6818 From: Peng Fan i.MX95 features 6 A55 Cores, ARM Mali GPU, ISP, ML acceleration NPU, and Edgelock secure enclave security. This patch is to add a minimal dtsi, with cpu cores, coresight, scmi, gic, uart, mu, sdhc, lpi2c added. Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/imx95-clock.h | 187 +++++ arch/arm64/boot/dts/freescale/imx95-power.h | 55 ++ arch/arm64/boot/dts/freescale/imx95.dtsi | 1050 +++++++++++++++++++++++++++ 3 files changed, 1292 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx95-clock.h b/arch/arm64/boot/dts/freescale/imx95-clock.h new file mode 100644 index 000000000000..5badaace3148 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-clock.h @@ -0,0 +1,187 @@ +/* SPDX-License-Identifier: GPL-2.0-only OR MIT */ +/* + * Copyright 2024 NXP + */ + +#ifndef __CLOCK_IMX95_H +#define __CLOCK_IMX95_H + +/* The index should match i.MX95 SCMI Firmware */ +#define IMX95_CLK_32K 1 +#define IMX95_CLK_24M 2 +#define IMX95_CLK_FRO 3 +#define IMX95_CLK_SYSPLL1_VCO 4 +#define IMX95_CLK_SYSPLL1_PFD0_UNGATED 5 +#define IMX95_CLK_SYSPLL1_PFD0 6 +#define IMX95_CLK_SYSPLL1_PFD0_DIV2 7 +#define IMX95_CLK_SYSPLL1_PFD1_UNGATED 8 +#define IMX95_CLK_SYSPLL1_PFD1 9 +#define IMX95_CLK_SYSPLL1_PFD1_DIV2 10 +#define IMX95_CLK_SYSPLL1_PFD2_UNGATED 11 +#define IMX95_CLK_SYSPLL1_PFD2 12 +#define IMX95_CLK_SYSPLL1_PFD2_DIV2 13 +#define IMX95_CLK_AUDIOPLL1_VCO 14 +#define IMX95_CLK_AUDIOPLL1 15 +#define IMX95_CLK_AUDIOPLL2_VCO 16 +#define IMX95_CLK_AUDIOPLL2 17 +#define IMX95_CLK_VIDEOPLL1_VCO 18 +#define IMX95_CLK_VIDEOPLL1 19 +#define IMX95_CLK_RESERVED20 20 +#define IMX95_CLK_RESERVED21 21 +#define IMX95_CLK_RESERVED22 22 +#define IMX95_CLK_RESERVED23 23 +#define IMX95_CLK_ARMPLL_VCO 24 +#define IMX95_CLK_ARMPLL_PFD0_UNGATED 25 +#define IMX95_CLK_ARMPLL_PFD0 26 +#define IMX95_CLK_ARMPLL_PFD1_UNGATED 27 +#define IMX95_CLK_ARMPLL_PFD1 28 +#define IMX95_CLK_ARMPLL_PFD2_UNGATED 29 +#define IMX95_CLK_ARMPLL_PFD2 30 +#define IMX95_CLK_ARMPLL_PFD3_UNGATED 31 +#define IMX95_CLK_ARMPLL_PFD3 32 +#define IMX95_CLK_DRAMPLL_VCO 33 +#define IMX95_CLK_DRAMPLL 34 +#define IMX95_CLK_HSIOPLL_VCO 35 +#define IMX95_CLK_HSIOPLL 36 +#define IMX95_CLK_LDBPLL_VCO 37 +#define IMX95_CLK_LDBPLL 38 +#define IMX95_CLK_EXT1 39 +#define IMX95_CLK_EXT2 40 + +#define IMX95_CCM_NUM_CLK_SRC 41 + +#define IMX95_CLK_ADC (IMX95_CCM_NUM_CLK_SRC + 0) +#define IMX95_CLK_TMU (IMX95_CCM_NUM_CLK_SRC + 1) +#define IMX95_CLK_BUSAON (IMX95_CCM_NUM_CLK_SRC + 2) +#define IMX95_CLK_CAN1 (IMX95_CCM_NUM_CLK_SRC + 3) +#define IMX95_CLK_I3C1 (IMX95_CCM_NUM_CLK_SRC + 4) +#define IMX95_CLK_I3C1SLOW (IMX95_CCM_NUM_CLK_SRC + 5) +#define IMX95_CLK_LPI2C1 (IMX95_CCM_NUM_CLK_SRC + 6) +#define IMX95_CLK_LPI2C2 (IMX95_CCM_NUM_CLK_SRC + 7) +#define IMX95_CLK_LPSPI1 (IMX95_CCM_NUM_CLK_SRC + 8) +#define IMX95_CLK_LPSPI2 (IMX95_CCM_NUM_CLK_SRC + 9) +#define IMX95_CLK_LPTMR1 (IMX95_CCM_NUM_CLK_SRC + 10) +#define IMX95_CLK_LPUART1 (IMX95_CCM_NUM_CLK_SRC + 11) +#define IMX95_CLK_LPUART2 (IMX95_CCM_NUM_CLK_SRC + 12) +#define IMX95_CLK_M33 (IMX95_CCM_NUM_CLK_SRC + 13) +#define IMX95_CLK_M33SYSTICK (IMX95_CCM_NUM_CLK_SRC + 14) +#define IMX95_CLK_MQS1 (IMX95_CCM_NUM_CLK_SRC + 15) +#define IMX95_CLK_PDM (IMX95_CCM_NUM_CLK_SRC + 16) +#define IMX95_CLK_SAI1 (IMX95_CCM_NUM_CLK_SRC + 17) +#define IMX95_CLK_SENTINEL (IMX95_CCM_NUM_CLK_SRC + 18) +#define IMX95_CLK_TPM2 (IMX95_CCM_NUM_CLK_SRC + 19) +#define IMX95_CLK_TSTMR1 (IMX95_CCM_NUM_CLK_SRC + 20) +#define IMX95_CLK_CAMAPB (IMX95_CCM_NUM_CLK_SRC + 21) +#define IMX95_CLK_CAMAXI (IMX95_CCM_NUM_CLK_SRC + 22) +#define IMX95_CLK_CAMCM0 (IMX95_CCM_NUM_CLK_SRC + 23) +#define IMX95_CLK_CAMISI (IMX95_CCM_NUM_CLK_SRC + 24) +#define IMX95_CLK_MIPIPHYCFG (IMX95_CCM_NUM_CLK_SRC + 25) +#define IMX95_CLK_MIPIPHYPLLBYPASS (IMX95_CCM_NUM_CLK_SRC + 26) +#define IMX95_CLK_MIPIPHYPLLREF (IMX95_CCM_NUM_CLK_SRC + 27) +#define IMX95_CLK_MIPITESTBYTE (IMX95_CCM_NUM_CLK_SRC + 28) +#define IMX95_CLK_A55 (IMX95_CCM_NUM_CLK_SRC + 29) +#define IMX95_CLK_A55MTRBUS (IMX95_CCM_NUM_CLK_SRC + 30) +#define IMX95_CLK_A55PERIPH (IMX95_CCM_NUM_CLK_SRC + 31) +#define IMX95_CLK_DRAMALT (IMX95_CCM_NUM_CLK_SRC + 32) +#define IMX95_CLK_DRAMAPB (IMX95_CCM_NUM_CLK_SRC + 33) +#define IMX95_CLK_DISPAPB (IMX95_CCM_NUM_CLK_SRC + 34) +#define IMX95_CLK_DISPAXI (IMX95_CCM_NUM_CLK_SRC + 35) +#define IMX95_CLK_DISPDP (IMX95_CCM_NUM_CLK_SRC + 36) +#define IMX95_CLK_DISPOCRAM (IMX95_CCM_NUM_CLK_SRC + 37) +#define IMX95_CLK_DISPUSB31 (IMX95_CCM_NUM_CLK_SRC + 38) +#define IMX95_CLK_DISP1PIX (IMX95_CCM_NUM_CLK_SRC + 39) +#define IMX95_CLK_DISP2PIX (IMX95_CCM_NUM_CLK_SRC + 40) +#define IMX95_CLK_DISP3PIX (IMX95_CCM_NUM_CLK_SRC + 41) +#define IMX95_CLK_GPUAPB (IMX95_CCM_NUM_CLK_SRC + 42) +#define IMX95_CLK_GPU (IMX95_CCM_NUM_CLK_SRC + 43) +#define IMX95_CLK_HSIOACSCAN480M (IMX95_CCM_NUM_CLK_SRC + 44) +#define IMX95_CLK_HSIOACSCAN80M (IMX95_CCM_NUM_CLK_SRC + 45) +#define IMX95_CLK_HSIO (IMX95_CCM_NUM_CLK_SRC + 46) +#define IMX95_CLK_HSIOPCIEAUX (IMX95_CCM_NUM_CLK_SRC + 47) +#define IMX95_CLK_HSIOPCIETEST160M (IMX95_CCM_NUM_CLK_SRC + 48) +#define IMX95_CLK_HSIOPCIETEST400M (IMX95_CCM_NUM_CLK_SRC + 49) +#define IMX95_CLK_HSIOPCIETEST500M (IMX95_CCM_NUM_CLK_SRC + 50) +#define IMX95_CLK_HSIOUSBTEST50M (IMX95_CCM_NUM_CLK_SRC + 51) +#define IMX95_CLK_HSIOUSBTEST60M (IMX95_CCM_NUM_CLK_SRC + 52) +#define IMX95_CLK_BUSM7 (IMX95_CCM_NUM_CLK_SRC + 53) +#define IMX95_CLK_M7 (IMX95_CCM_NUM_CLK_SRC + 54) +#define IMX95_CLK_M7SYSTICK (IMX95_CCM_NUM_CLK_SRC + 55) +#define IMX95_CLK_BUSNETCMIX (IMX95_CCM_NUM_CLK_SRC + 56) +#define IMX95_CLK_ENET (IMX95_CCM_NUM_CLK_SRC + 57) +#define IMX95_CLK_ENETPHYTEST200M (IMX95_CCM_NUM_CLK_SRC + 58) +#define IMX95_CLK_ENETPHYTEST500M (IMX95_CCM_NUM_CLK_SRC + 59) +#define IMX95_CLK_ENETPHYTEST667M (IMX95_CCM_NUM_CLK_SRC + 60) +#define IMX95_CLK_ENETREF (IMX95_CCM_NUM_CLK_SRC + 61) +#define IMX95_CLK_ENETTIMER1 (IMX95_CCM_NUM_CLK_SRC + 62) +#define IMX95_CLK_MQS2 (IMX95_CCM_NUM_CLK_SRC + 63) +#define IMX95_CLK_SAI2 (IMX95_CCM_NUM_CLK_SRC + 64) +#define IMX95_CLK_NOCAPB (IMX95_CCM_NUM_CLK_SRC + 65) +#define IMX95_CLK_NOC (IMX95_CCM_NUM_CLK_SRC + 66) +#define IMX95_CLK_NPUAPB (IMX95_CCM_NUM_CLK_SRC + 67) +#define IMX95_CLK_NPU (IMX95_CCM_NUM_CLK_SRC + 68) +#define IMX95_CLK_CCMCKO1 (IMX95_CCM_NUM_CLK_SRC + 69) +#define IMX95_CLK_CCMCKO2 (IMX95_CCM_NUM_CLK_SRC + 70) +#define IMX95_CLK_CCMCKO3 (IMX95_CCM_NUM_CLK_SRC + 71) +#define IMX95_CLK_CCMCKO4 (IMX95_CCM_NUM_CLK_SRC + 72) +#define IMX95_CLK_VPUAPB (IMX95_CCM_NUM_CLK_SRC + 73) +#define IMX95_CLK_VPU (IMX95_CCM_NUM_CLK_SRC + 74) +#define IMX95_CLK_VPUDSP (IMX95_CCM_NUM_CLK_SRC + 75) +#define IMX95_CLK_VPUJPEG (IMX95_CCM_NUM_CLK_SRC + 76) +#define IMX95_CLK_AUDIOXCVR (IMX95_CCM_NUM_CLK_SRC + 77) +#define IMX95_CLK_BUSWAKEUP (IMX95_CCM_NUM_CLK_SRC + 78) +#define IMX95_CLK_CAN2 (IMX95_CCM_NUM_CLK_SRC + 79) +#define IMX95_CLK_CAN3 (IMX95_CCM_NUM_CLK_SRC + 80) +#define IMX95_CLK_CAN4 (IMX95_CCM_NUM_CLK_SRC + 81) +#define IMX95_CLK_CAN5 (IMX95_CCM_NUM_CLK_SRC + 82) +#define IMX95_CLK_FLEXIO1 (IMX95_CCM_NUM_CLK_SRC + 83) +#define IMX95_CLK_FLEXIO2 (IMX95_CCM_NUM_CLK_SRC + 84) +#define IMX95_CLK_FLEXSPI1 (IMX95_CCM_NUM_CLK_SRC + 85) +#define IMX95_CLK_I3C2 (IMX95_CCM_NUM_CLK_SRC + 86) +#define IMX95_CLK_I3C2SLOW (IMX95_CCM_NUM_CLK_SRC + 87) +#define IMX95_CLK_LPI2C3 (IMX95_CCM_NUM_CLK_SRC + 88) +#define IMX95_CLK_LPI2C4 (IMX95_CCM_NUM_CLK_SRC + 89) +#define IMX95_CLK_LPI2C5 (IMX95_CCM_NUM_CLK_SRC + 90) +#define IMX95_CLK_LPI2C6 (IMX95_CCM_NUM_CLK_SRC + 91) +#define IMX95_CLK_LPI2C7 (IMX95_CCM_NUM_CLK_SRC + 92) +#define IMX95_CLK_LPI2C8 (IMX95_CCM_NUM_CLK_SRC + 93) +#define IMX95_CLK_LPSPI3 (IMX95_CCM_NUM_CLK_SRC + 94) +#define IMX95_CLK_LPSPI4 (IMX95_CCM_NUM_CLK_SRC + 95) +#define IMX95_CLK_LPSPI5 (IMX95_CCM_NUM_CLK_SRC + 96) +#define IMX95_CLK_LPSPI6 (IMX95_CCM_NUM_CLK_SRC + 97) +#define IMX95_CLK_LPSPI7 (IMX95_CCM_NUM_CLK_SRC + 98) +#define IMX95_CLK_LPSPI8 (IMX95_CCM_NUM_CLK_SRC + 99) +#define IMX95_CLK_LPTMR2 (IMX95_CCM_NUM_CLK_SRC + 100) +#define IMX95_CLK_LPUART3 (IMX95_CCM_NUM_CLK_SRC + 101) +#define IMX95_CLK_LPUART4 (IMX95_CCM_NUM_CLK_SRC + 102) +#define IMX95_CLK_LPUART5 (IMX95_CCM_NUM_CLK_SRC + 103) +#define IMX95_CLK_LPUART6 (IMX95_CCM_NUM_CLK_SRC + 104) +#define IMX95_CLK_LPUART7 (IMX95_CCM_NUM_CLK_SRC + 105) +#define IMX95_CLK_LPUART8 (IMX95_CCM_NUM_CLK_SRC + 106) +#define IMX95_CLK_SAI3 (IMX95_CCM_NUM_CLK_SRC + 107) +#define IMX95_CLK_SAI4 (IMX95_CCM_NUM_CLK_SRC + 108) +#define IMX95_CLK_SAI5 (IMX95_CCM_NUM_CLK_SRC + 109) +#define IMX95_CLK_SPDIF (IMX95_CCM_NUM_CLK_SRC + 110) +#define IMX95_CLK_SWOTRACE (IMX95_CCM_NUM_CLK_SRC + 111) +#define IMX95_CLK_TPM4 (IMX95_CCM_NUM_CLK_SRC + 112) +#define IMX95_CLK_TPM5 (IMX95_CCM_NUM_CLK_SRC + 113) +#define IMX95_CLK_TPM6 (IMX95_CCM_NUM_CLK_SRC + 114) +#define IMX95_CLK_TSTMR2 (IMX95_CCM_NUM_CLK_SRC + 115) +#define IMX95_CLK_USBPHYBURUNIN (IMX95_CCM_NUM_CLK_SRC + 116) +#define IMX95_CLK_USDHC1 (IMX95_CCM_NUM_CLK_SRC + 117) +#define IMX95_CLK_USDHC2 (IMX95_CCM_NUM_CLK_SRC + 118) +#define IMX95_CLK_USDHC3 (IMX95_CCM_NUM_CLK_SRC + 119) +#define IMX95_CLK_V2XPK (IMX95_CCM_NUM_CLK_SRC + 120) +#define IMX95_CLK_WAKEUPAXI (IMX95_CCM_NUM_CLK_SRC + 121) +#define IMX95_CLK_XSPISLVROOT (IMX95_CCM_NUM_CLK_SRC + 122) +#define IMX95_CLK_SEL_EXT (IMX95_CCM_NUM_CLK_SRC + 123 + 0) +#define IMX95_CLK_SEL_A55C0 (IMX95_CCM_NUM_CLK_SRC + 123 + 1) +#define IMX95_CLK_SEL_A55C1 (IMX95_CCM_NUM_CLK_SRC + 123 + 2) +#define IMX95_CLK_SEL_A55C2 (IMX95_CCM_NUM_CLK_SRC + 123 + 3) +#define IMX95_CLK_SEL_A55C3 (IMX95_CCM_NUM_CLK_SRC + 123 + 4) +#define IMX95_CLK_SEL_A55C4 (IMX95_CCM_NUM_CLK_SRC + 123 + 5) +#define IMX95_CLK_SEL_A55C5 (IMX95_CCM_NUM_CLK_SRC + 123 + 6) +#define IMX95_CLK_SEL_A55P (IMX95_CCM_NUM_CLK_SRC + 123 + 7) +#define IMX95_CLK_SEL_DRAM (IMX95_CCM_NUM_CLK_SRC + 123 + 8) +#define IMX95_CLK_SEL_TEMPSENSE (IMX95_CCM_NUM_CLK_SRC + 123 + 9) + +#endif /* __DT_BINDINGS_CLOCK_IMX95_H */ diff --git a/arch/arm64/boot/dts/freescale/imx95-power.h b/arch/arm64/boot/dts/freescale/imx95-power.h new file mode 100644 index 000000000000..a43779317fed --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-power.h @@ -0,0 +1,55 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright 2024 NXP + */ + +#ifndef __IMX95_POWER_H__ +#define __IMX95_POWER_H__ + +#define IMX95_PD_ANA 0 +#define IMX95_PD_AON 1 +#define IMX95_PD_BBSM 2 +#define IMX95_PD_CAMERA 3 +#define IMX95_PD_CCMSRCGPC 4 +#define IMX95_PD_A55C0 5 +#define IMX95_PD_A55C1 6 +#define IMX95_PD_A55C2 7 +#define IMX95_PD_A55C3 8 +#define IMX95_PD_A55C4 9 +#define IMX95_PD_A55C5 10 +#define IMX95_PD_A55P 11 +#define IMX95_PD_DDR 12 +#define IMX95_PD_DISPLAY 13 +#define IMX95_PD_GPU 14 +#define IMX95_PD_HSIO_TOP 15 +#define IMX95_PD_HSIO_WAON 16 +#define IMX95_PD_M7 17 +#define IMX95_PD_NETC 18 +#define IMX95_PD_NOC 19 +#define IMX95_PD_NPU 20 +#define IMX95_PD_VPU 21 +#define IMX95_PD_WAKEUP 22 + +#define IMX95_PERF_ELE 0 +#define IMX95_PERF_M33 1 +#define IMX95_PERF_WAKEUP 2 +#define IMX95_PERF_M7 3 +#define IMX95_PERF_DRAM 4 +#define IMX95_PERF_HSIO 5 +#define IMX95_PERF_NPU 6 +#define IMX95_PERF_NOC 7 +#define IMX95_PERF_A55 8 +#define IMX95_PERF_GPU 9 +#define IMX95_PERF_VPU 10 +#define IMX95_PERF_CAM 11 +#define IMX95_PERF_DISP 12 +#define IMX95_PERF_A55PER 13 +#define IMX95_PERF_A55P 14 +#define IMX95_PERF_A55C0 15 +#define IMX95_PERF_A55C1 16 +#define IMX95_PERF_A55C2 17 +#define IMX95_PERF_A55C3 18 +#define IMX95_PERF_A55C4 19 +#define IMX95_PERF_A55C5 20 + +#endif diff --git a/arch/arm64/boot/dts/freescale/imx95.dtsi b/arch/arm64/boot/dts/freescale/imx95.dtsi new file mode 100644 index 000000000000..3f1e73297343 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95.dtsi @@ -0,0 +1,1050 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR MIT) +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include + +#include "imx95-clock.h" +#include "imx95-power.h" + +/ { + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + idle-states { + entry-method = "psci"; + + cpu_pd_wait: cpu-pd-wait { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x0010033>; + local-timer-stop; + entry-latency-us = <10000>; + exit-latency-us = <7000>; + min-residency-us = <27000>; + wakeup-latency-us = <15000>; + status = "disabled"; + }; + }; + + A55_0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x0>; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l0>; + }; + + A55_1: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x100>; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l1>; + }; + + A55_2: cpu@200 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x200>; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l2>; + }; + + A55_3: cpu@300 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x300>; + enable-method = "psci"; + #cooling-cells = <2>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l3>; + }; + + A55_4: cpu@400 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x400>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l4>; + }; + + A55_5: cpu@500 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x500>; + power-domains = <&scmi_devpd IMX95_PERF_A55>; + power-domain-names = "perf"; + enable-method = "psci"; + #cooling-cells = <2>; + cpu-idle-states = <&cpu_pd_wait>; + i-cache-size = <32768>; + i-cache-line-size = <64>; + i-cache-sets = <128>; + d-cache-size = <32768>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&l2_cache_l5>; + }; + + l2_cache_l0: l2-cache-l0 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l1: l2-cache-l1 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l2: l2-cache-l2 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l3: l2-cache-l3 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l4: l2-cache-l4 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l2_cache_l5: l2-cache-l5 { + compatible = "cache"; + cache-size = <65536>; + cache-line-size = <64>; + cache-sets = <256>; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_cache>; + }; + + l3_cache: l3-cache { + compatible = "cache"; + cache-size = <524288>; + cache-line-size = <64>; + cache-sets = <1024>; + cache-level = <3>; + cache-unified; + }; + + cpu-map { + cluster0 { + core0 { + cpu = <&A55_0>; + }; + + core1 { + cpu = <&A55_1>; + }; + + core2 { + cpu = <&A55_2>; + }; + + core3 { + cpu = <&A55_3>; + }; + + core4 { + cpu = <&A55_4>; + }; + + core5 { + cpu = <&A55_5>; + }; + }; + }; + }; + + clk_ext1: clock-ext1 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <133000000>; + clock-output-names = "clk_ext1"; + }; + + sai1_mclk: sai-mclk1 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai1_mclk"; + }; + + sai2_mclk: sai-mclk2 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai2_mclk"; + }; + + sai3_mclk: sai-mclk3 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai3_mclk"; + }; + + sai4_mclk: sai-mclk4 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai4_mclk"; + }; + + sai5_mclk: sai-mclk5 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency= <0>; + clock-output-names = "sai5_mclk"; + }; + + osc_24m: osc-24m { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <24000000>; + clock-output-names = "osc_24m"; + }; + + sram1: sram@20480000 { + compatible = "mmio-sram"; + reg = <0x0 0x204c0000 0x0 0x18000>; + ranges = <0x0 0x0 0x204c0000 0x18000>; + #address-cells = <1>; + #size-cells = <1>; + }; + + firmware { + scmi { + compatible = "arm,scmi"; + mboxes = <&mu2 5 0>, <&mu2 3 0>, <&mu2 3 1>; + shmem = <&scmi_buf0>, <&scmi_buf1>; + #address-cells = <1>; + #size-cells = <0>; + + scmi_devpd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi_perf: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi_clk: protocol@14 { + reg = <0x14>; + #clock-cells = <1>; + }; + + scmi_sensor: protocol@15 { + reg = <0x15>; + #thermal-sensor-cells = <1>; + }; + }; + }; + + pmu { + compatible = "arm,cortex-a55-pmu"; + interrupts = ; + }; + + thermal-zones { + a55-thermal { + polling-delay-passive = <250>; + polling-delay = <2000>; + thermal-sensors = <&scmi_sensor 1>; + + trips { + cpu_alert0: trip0 { + temperature = <85000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit0: trip1 { + temperature = <95000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + + cooling-maps { + map0 { + trip = <&cpu_alert0>; + cooling-device = + <&A55_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A55_5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + }; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + clock-frequency = <24000000>; + arm,no-tick-in-suspend; + interrupt-parent = <&gic>; + }; + + gic: interrupt-controller@48000000 { + compatible = "arm,gic-v3"; + reg = <0 0x48000000 0 0x10000>, + <0 0x48060000 0 0xc0000>; + #address-cells = <2>; + #size-cells = <2>; + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + interrupt-parent = <&gic>; + dma-noncoherent; + ranges; + + its: msi-controller@48040000 { + compatible = "arm,gic-v3-its"; + reg = <0 0x48040000 0 0x20000>; + msi-controller; + #msi-cells = <1>; + dma-noncoherent; + }; + }; + + soc { + compatible = "simple-bus"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + aips2: bus@42000000 { + compatible = "fsl,aips-bus", "simple-bus"; + reg = <0x0 0x42000000 0x0 0x800000>; + ranges = <0x42000000 0x0 0x42000000 0x8000000>, + <0x28000000 0x0 0x28000000 0x10000000>; + #address-cells = <1>; + #size-cells = <1>; + + mu7: mailbox@42430000 { + compatible = "fsl,imx95-mu"; + reg = <0x42430000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>; + #mbox-cells = <2>; + status = "disabled"; + }; + + wdog3: watchdog@42490000 { + compatible = "fsl,imx93-wdt"; + reg = <0x42490000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>; + timeout-sec = <40>; + status = "disabled"; + }; + + tpm3: pwm@424e0000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x424e0000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>; + #pwm-cells = <3>; + status = "disabled"; + }; + + tpm4: pwm@424f0000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x424f0000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_TPM4>; + #pwm-cells = <3>; + status = "disabled"; + }; + + tpm5: pwm@42500000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x42500000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_TPM5>; + #pwm-cells = <3>; + status = "disabled"; + }; + + tpm6: pwm@42510000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x42510000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_TPM6>; + #pwm-cells = <3>; + status = "disabled"; + }; + + lpi2c3: i2c@42530000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x42530000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C3>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c4: i2c@42540000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x42540000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C4>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi3: spi@42550000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42550000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI3>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi4: spi@42560000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42560000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI4>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpuart3: serial@42570000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x42570000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART3>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart4: serial@42580000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x42580000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART4>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart5: serial@42590000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x42590000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART5>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart6: serial@425a0000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x425a0000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART6>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart7: serial@42690000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x42690000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART7>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart8: serial@426a0000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x426a0000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART8>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpi2c5: i2c@426b0000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x426b0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C5>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c6: i2c@426c0000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x426c0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C6>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c7: i2c@426d0000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x426d0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C7>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c8: i2c@426e0000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x426e0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C8>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi5: spi@426f0000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x426f0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI5>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi6: spi@42700000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42700000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI6>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi7: spi@42710000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42710000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI7>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi8: spi@42720000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x42720000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI8>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + mu8: mailbox@42730000 { + compatible = "fsl,imx95-mu"; + reg = <0x42730000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>; + #mbox-cells = <2>; + status = "disabled"; + }; + }; + + aips3: bus@42800000 { + compatible = "fsl,aips-bus", "simple-bus"; + reg = <0 0x42800000 0 0x800000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x42800000 0x0 0x42800000 0x800000>; + + usdhc1: mmc@42850000 { + compatible = "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg = <0x42850000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_WAKEUPAXI>, + <&scmi_clk IMX95_CLK_USDHC1>; + clock-names = "ipg", "ahb", "per"; + assigned-clocks = <&scmi_clk IMX95_CLK_USDHC1>; + assigned-clock-parents = <&scmi_clk IMX95_CLK_SYSPLL1_PFD1>; + assigned-clock-rates = <400000000>; + bus-width = <8>; + fsl,tuning-start-tap = <1>; + fsl,tuning-step= <2>; + status = "disabled"; + }; + + usdhc2: mmc@42860000 { + compatible = "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg = <0x42860000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_WAKEUPAXI>, + <&scmi_clk IMX95_CLK_USDHC2>; + clock-names = "ipg", "ahb", "per"; + assigned-clocks = <&scmi_clk IMX95_CLK_USDHC2>; + assigned-clock-parents = <&scmi_clk IMX95_CLK_SYSPLL1_PFD1>; + assigned-clock-rates = <400000000>; + bus-width = <4>; + fsl,tuning-start-tap = <1>; + fsl,tuning-step= <2>; + status = "disabled"; + }; + + usdhc3: mmc@428b0000 { + compatible = "fsl,imx95-usdhc", "fsl,imx8mm-usdhc"; + reg = <0x428b0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_WAKEUPAXI>, + <&scmi_clk IMX95_CLK_USDHC3>; + clock-names = "ipg", "ahb", "per"; + assigned-clocks = <&scmi_clk IMX95_CLK_USDHC3>; + assigned-clock-parents = <&scmi_clk IMX95_CLK_SYSPLL1_PFD1>; + assigned-clock-rates = <400000000>; + bus-width = <4>; + fsl,tuning-start-tap = <1>; + fsl,tuning-step= <2>; + status = "disabled"; + }; + }; + + gpio2: gpio@43810000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x43810000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "gpio", "port"; + }; + + gpio3: gpio@43820000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x43820000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "gpio", "port"; + }; + + gpio4: gpio@43840000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x43840000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "gpio", "port"; + }; + + gpio5: gpio@43850000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x43850000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>, + <&scmi_clk IMX95_CLK_BUSWAKEUP>; + clock-names = "gpio", "port"; + }; + + aips1: bus@44000000 { + compatible = "fsl,aips-bus", "simple-bus"; + reg = <0x0 0x44000000 0x0 0x800000>; + ranges = <0x44000000 0x0 0x44000000 0x800000>; + #address-cells = <1>; + #size-cells = <1>; + + mu1: mailbox@44220000 { + compatible = "fsl,imx95-mu"; + reg = <0x44220000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #mbox-cells = <2>; + status = "disabled"; + }; + + tpm1: pwm@44310000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x44310000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #pwm-cells = <3>; + status = "disabled"; + }; + + tpm2: pwm@44320000 { + compatible = "fsl,imx7ulp-pwm"; + reg = <0x44320000 0x1000>; + clocks = <&scmi_clk IMX95_CLK_TPM2>; + #pwm-cells = <3>; + status = "disabled"; + }; + + lpi2c1: i2c@44340000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x44340000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C1>, + <&scmi_clk IMX95_CLK_BUSAON>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpi2c2: i2c@44350000 { + compatible = "fsl,imx95-lpi2c", "fsl,imx7ulp-lpi2c"; + reg = <0x44350000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPI2C2>, + <&scmi_clk IMX95_CLK_BUSAON>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi1: spi@44360000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x44360000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI1>, + <&scmi_clk IMX95_CLK_BUSAON>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpspi2: spi@44370000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx95-spi", "fsl,imx7ulp-spi"; + reg = <0x44370000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPSPI2>, + <&scmi_clk IMX95_CLK_BUSAON>; + clock-names = "per", "ipg"; + status = "disabled"; + }; + + lpuart1: serial@44380000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x44380000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART1>; + clock-names = "ipg"; + status = "disabled"; + }; + + lpuart2: serial@44390000 { + compatible = "fsl,imx95-lpuart", "fsl,imx8ulp-lpuart", + "fsl,imx7ulp-lpuart"; + reg = <0x44390000 0x1000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_LPUART2>; + clock-names = "ipg"; + status = "disabled"; + }; + + adc1: adc@44530000 { + compatible = "nxp,imx93-adc"; + reg = <0x44530000 0x10000>; + interrupts = , + , + ; + clocks = <&scmi_clk IMX95_CLK_ADC>; + clock-names = "ipg"; + status = "disabled"; + }; + + mu2: mailbox@445b0000 { + compatible = "fsl,imx95-mu"; + reg = <0x445b0000 0x1000>; + ranges; + interrupts = ; + #address-cells = <1>; + #size-cells = <1>; + #mbox-cells = <2>; + + sram0: sram@445b1000 { + compatible = "mmio-sram"; + reg = <0x445b1000 0x400>; + ranges = <0x0 0x445b1000 0x400>; + #address-cells = <1>; + #size-cells = <1>; + + scmi_buf0: scmi-sram-section@0 { + compatible = "arm,scmi-shmem"; + reg = <0x0 0x80>; + }; + + scmi_buf1: scmi-sram-section@80 { + compatible = "arm,scmi-shmem"; + reg = <0x80 0x80>; + }; + }; + + }; + + mu3: mailbox@445d0000 { + compatible = "fsl,imx95-mu"; + reg = <0x445d0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #mbox-cells = <2>; + status = "disabled"; + }; + + mu4: mailbox@445f0000 { + compatible = "fsl,imx95-mu"; + reg = <0x445f0000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #mbox-cells = <2>; + status = "disabled"; + }; + + mu6: mailbox@44630000 { + compatible = "fsl,imx95-mu"; + reg = <0x44630000 0x10000>; + interrupts = ; + clocks = <&scmi_clk IMX95_CLK_BUSAON>; + #mbox-cells = <2>; + status = "disabled"; + }; + }; + + mailbox@47320000 { + compatible = "fsl,imx95-mu-v2x"; + reg = <0x0 0x47320000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + }; + + mailbox@47350000 { + compatible = "fsl,imx95-mu-v2x"; + reg = <0x0 0x47350000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + }; + + /* GPIO1 is under exclusive control of System Manager */ + gpio1: gpio@47400000 { + compatible = "fsl,imx95-gpio", "fsl,imx8ulp-gpio"; + reg = <0x0 0x47400000 0x0 0x1000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = , + ; + interrupt-controller; + #interrupt-cells = <2>; + clocks = <&scmi_clk IMX95_CLK_M33>, + <&scmi_clk IMX95_CLK_M33>; + clock-names = "gpio", "port"; + status = "disabled"; + }; + + elemu0: mailbox@47520000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47520000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + elemu1: mailbox@47530000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47530000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + elemu2: mailbox@47540000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47540000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + elemu3: mailbox@47550000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47550000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + }; + + elemu4: mailbox@47560000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47560000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + elemu5: mailbox@47570000 { + compatible = "fsl,imx95-mu-ele"; + reg = <0x0 0x47570000 0x0 0x10000>; + interrupts = ; + #mbox-cells = <2>; + status = "disabled"; + }; + + aips4: bus@49000000 { + compatible = "fsl,aips-bus", "simple-bus"; + reg = <0x0 0x49000000 0x0 0x800000>; + ranges = <0x49000000 0x0 0x49000000 0x800000>; + #address-cells = <1>; + #size-cells = <1>; + + smmu: iommu@490d0000 { + compatible = "arm,smmu-v3"; + reg = <0x490d0000 0x100000>; + interrupts = , + , + , + ; + interrupt-names = "eventq", "gerror", "priq", "cmdq-sync"; + #iommu-cells = <1>; + status = "disabled"; + }; + }; + }; +}; From patchwork Sun May 5 22:22:45 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan (OSS)" X-Patchwork-Id: 13654686 Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02on2079.outbound.protection.outlook.com [40.107.247.79]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 972B3136E3A for ; Sun, 5 May 2024 22:15:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.247.79 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714947313; cv=fail; b=jf+rr3QP/cTZgnrgjpxIsNoQ7W496FI7jVae9UMjfnpw0/BET2g3+Jh4K1mgVWNX6zfHuZ6mzh5wvtD0/THWX0etmOOTvz8lqkzIRjaUiI3HHaFJjev6XN3ZCMYV8fffldXWoAplCYzgZw6gVYShLpjVSC3TazIvf/6AV+T16Tw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714947313; c=relaxed/simple; bh=2kWmQQHThPh5GdBVqYSvbSB2oh03GaGH7UvMiDygKo4=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=BPp16MY+m2No1SJ3CCTAFq7MAGcCG9XqDaZYpba03CE6wihRFlMPLDDocoYzh/X1X+PejVf1hHar9NFTx6m+hLqX+4SrgV/APFnbCLidGrAVYPT2MxYHhzh4ptnS3OUlOrxqJj4PdjqEBkacqGVCo8aHQWY1uzHa7FnUpPFPrpg= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=Q9p1Zk2y; arc=fail smtp.client-ip=40.107.247.79 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="Q9p1Zk2y" ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=CqscDCl4+v/Ph9Ol64pvWm/SHVtFszPrTu46/T19pt6rAIBs2F79SY49hsZ6vN/0ZwpBkSz5+dnl7EobwLL9raxk0Rxn6Nta6JIOocTlpA0VStCyyx53BFHByFk+PeR2+EjpjKZp3/eAwvjUsolFnhxY5swZzblxM6X8clJ5i09xVuVO0R5TWtPYsL/CFUvpY9lQkgESN1zoveREPQPTT45E0vzQAA/YzSZY8uTpUQpW4pxTccd+RfuNdmNclP5nAcCkCdLeZWKlbs6dfMXV5z4PV5miE6RPfXv9FSksOMr9HKrzWaY9GYKwNZ+Q7tLOW8SPLSFQtLn/B+C7Yase8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=xBDX7Gl3BW6R0tKb6yUK7tQGpXqcbfV7Q3BpzH/i9IA=; b=LpUjoEXvGk3tSsyAZr3chwvyOK5V849w/5y9t6gpaMfX9MIZDpbnDfTY2/ca10pyiNQSjh/YWlVG9aBd1o5ggetz1R+Lw+up6YhDhmewYyTk92P1DpNedPWqhJV5rIJ21XLFc1T8YbH8XEryxfgoHXQgi/znuYJqVeZLax6XJsB7Ns4w3KmU24e2cgfTdXj+XMwwKiQQ4ongbJElTCXkf3Q+jd8Tph/DSbbm4NCfRildMBA3XpG0AL+QAOqyMtBbFHWaoYnW7uucnNOc8MZW+1RMeLLDUkcL4TWC0FUH+Z+AHZdvePuEPnydIA3pq/NbKulQE+oYBD1qfVzDpp0wyA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=xBDX7Gl3BW6R0tKb6yUK7tQGpXqcbfV7Q3BpzH/i9IA=; b=Q9p1Zk2yQAwclJopY9t19/OPoNOvaxdKfmAgEGb4krPO1JuEZIOfFRKhBsDznPgGLPrd/b2VrjytIl+IHO1IBTEHmX+MLPSljAW7r1VLi4c5ANMn52O2z9eDIgGyWNbYQ+9WIpzAUoQcKUGVj5qsU4BZezDL+CzveaoQqv+bFLk= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM0PR04MB6818.eurprd04.prod.outlook.com (2603:10a6:208:186::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.41; Sun, 5 May 2024 22:15:06 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::d30b:44e7:e78e:662d%4]) with mapi id 15.20.7544.041; Sun, 5 May 2024 22:15:06 +0000 From: "Peng Fan (OSS)" Date: Mon, 06 May 2024 06:22:45 +0800 Subject: [PATCH v5 3/3] arm64: dts: freescale: add i.MX95 19x19 EVK minimal board dts Message-Id: <20240506-imx95-dts-v3-v5-3-5ec9b99cfb2f@nxp.com> References: <20240506-imx95-dts-v3-v5-0-5ec9b99cfb2f@nxp.com> In-Reply-To: <20240506-imx95-dts-v3-v5-0-5ec9b99cfb2f@nxp.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Alexander Stein , Peng Fan X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1714947780; l=2506; i=peng.fan@nxp.com; s=20230812; h=from:subject:message-id; bh=PQ7/G7yY0H53FP3CCdrwQBSGsFle18NDE1LaQVkOtRY=; b=4ZXy4mY3vf3Px7V22I2nOSLpDk6V0ae6w1tLicKQmrnyy6uQnR7/m5LJ9tunzD4wyQEmZ8+90 4OpngbNrar1BGBXB5O9hgTM5ZyMSFnRjPlWVcRK4GqNZQ/9Y882YJh1 X-Developer-Key: i=peng.fan@nxp.com; a=ed25519; pk=I4sJg7atIT1g63H7bb5lDRGR2gJW14RKDD0wFL8TT1g= X-ClientProxiedBy: SG3P274CA0023.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:be::35) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|AM0PR04MB6818:EE_ X-MS-Office365-Filtering-Correlation-Id: a4778d19-90e9-4ad2-6ad3-08dc6d50d197 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230031|366007|52116005|1800799015|7416005|376005|38350700005; X-Microsoft-Antispam-Message-Info: =?utf-8?q?y4FyYhBmIUQlRC/s+JL9ThPFb2phP1J?= =?utf-8?q?idL4pWySfZsXFYyp3YcNTJZ5YA8g70h6mQFBl3TD8Jkd5nRUPbsV6ZUc15kte6rTL?= =?utf-8?q?5QftjE6eHHDJoJpyDYz0RucbGQwXVRvagOkWsz2mZfRHOJT8DgSzZL8lqyESHnA0+?= =?utf-8?q?Q9XyRMAIp5CvP8GWTMFqo9h42ikuXaM5rt2sf6NsA9YqpW7IfM7Q1/yDDJQ/f6x+F?= =?utf-8?q?tF+rdR9P2I1X9GQMJlWKuYt3/L9NYobky+jlnq1ojA0MMzc5BE/kFXsEyjnlIgWJe?= =?utf-8?q?fIS8S5QcVs856anTLcrlEP4cR2CDEU3t3aBec/S9gC1rqIlyQv9qlMaRuxrukvsa0?= =?utf-8?q?xsk/thkY51i8W8YTk10Cf2/AUdk+XLr5J5okImxwPhibSfnceA7RLMgwbrSTvJRIX?= =?utf-8?q?s3LU43bVy1Xn2DLO/gPv6M5YbYQeLPMffm86zKIYjLd9trzcKXVkI2UL6l9vnzI1r?= =?utf-8?q?SeahIcxTK/VNZEcT9Zh2U6KrW2tWvw85BdyYWTSdoXOYGmyNmiw7EJiEKk5NZLo+a?= =?utf-8?q?qFT8stYfKkBXIPyei6wveNsmIwTwqIengFnrO/KWW+r/yK7xd0VoT1bU4cX8/k/Ei?= =?utf-8?q?IgPhGq/GIEAFXmNflXhd1sIx04lyyqdV4gZiJTJnJsIsUrQknLh0yD1TCD5q4eCe4?= =?utf-8?q?ORn658Tg8uFPHZRUpBKp5zeVUeadAATP3VMcwB4hWRc2Y0o4n53cVFS1H4sVvjJGT?= =?utf-8?q?3jALTyvwmeRpEmlEXrkvAqfVkIkGe381IGEkBgJwUpFLNfbsJwFIXmPXVV58dxrJz?= =?utf-8?q?vfsdC18ORNei15g8OOnbEcyykP8jPtx9EA69+fnO/EQhLmJes4d1VQS9DO7YgSUg6?= =?utf-8?q?g6leQ6EZZDiNUG49vcc0qx9ud+mb65awy6Mv2GZ6o1Qkxy7ba4mzJc0/RUGeKRy7C?= =?utf-8?q?Sgwwf4wcfTmN19fFdVZx+VPbw9XyFQxThR0SDlo0lqcmAsYM9898G73+Z2NBA0bEj?= =?utf-8?q?YNTEyfesW1bgUbnlF8dNcY9UBAoEyTg5WLxyo2HitBwVYP4EQpZvsW/YXORBuArVb?= =?utf-8?q?CWtrql8GwjZL7gNAdzC/3MB4E48DG92+Cd0NpbQkoVbX7EEuotyEPhMm4dLK8UxBT?= =?utf-8?q?E9PhAuBMWpoSXrTrBqpfYgzlv6tVX8ImoeteJBHbK3Qu/BM5oB54xFCSmDtNUl0ss?= =?utf-8?q?4dzHPr1oaryUkHpfYEbnGUtaXi4V+tl+mNL5vtbaDiS9yygTgRqSwc0SHU9pelamo?= =?utf-8?q?VUKq+ce72ZQ/bVVJnbZ/XdL02bfkdJC7GoYTr2pJoe3AQth9XdkeJ2sbTWEtYyACs?= =?utf-8?q?D0MPoWp4zLtdkZPUuYS/K2wUfTWKlyLEtVQ=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(366007)(52116005)(1800799015)(7416005)(376005)(38350700005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?j7CIdX0qJCBcLBHdmFl54Q7xivNE?= =?utf-8?q?EyerYlIAzlMJX2bg80l0P+zG4gyM7UfNNiQodsNuQj7Y4LHeT1PEPSZAu4Ge9XMXh?= =?utf-8?q?fxycpPJ4/7tmTpIxpQMVmSCTpzJBz9xkas+soJVAbHacZ3wVpGFpo9YpqHTb1A3Di?= =?utf-8?q?ZOOFZtiCqVMmzeQNvGheEGga3gKDGwUV9JcUNzJ1k3F4GX3Hve/+u7P53lGdm4ezN?= =?utf-8?q?29Jyq/Vh08Px4r0AJFh2J9iGWltOvxyXY5rEJOf/hiE3GR7KjJ4PY9LTHE2H1MKt8?= =?utf-8?q?16w9LP/cN9rXxx7flxEmmL1QkCGKBKdXV6zhKG5Oczw5e/dVXgnEYurgV1vosUTHP?= =?utf-8?q?t9l6GUBY3gCjctiGN2ssr78blAkqF/sSxLsXek7kl+cpvymFOydH0+QBTs5Xwqp/b?= =?utf-8?q?Z0tGUbvgrrMaXj6JGrQ8BRPe/fkg0bjGxeLlYjspDLtaxhwrECDD3+kVKhAVOsaMW?= =?utf-8?q?ISfFzSLrCf8HwQU9RV+QlX9tlMl1xSVvrlXrXpt47eZZQUmsqdRiQNrcy3kO0Eq2v?= =?utf-8?q?xgXZJSGbHRT/xvu5bjD+oEPPatXWATZUxGOCMiLGInzH5zvhmGWTictnHbN5Yl+lm?= =?utf-8?q?/htW4MCsX01xn7HcUNtznO0aoQT6audV9bvHT+8NbiGnaxSwu/rQj/o4Bh/yqrIuu?= =?utf-8?q?+mym8QU79Sz5Un6Kfad9WF4NPnT3jfLKLHYIFxn0ukRrigGcOzw5jCKE/jq3fnGeT?= =?utf-8?q?BYFc6LSz4V4WEbPSqfaVDQ1k14+/j0d4DYQI+GIjXMpixlALxnAUPXHxYhChEhl6P?= =?utf-8?q?Y9YPtFZ8RJAf3SfUjpPFtdcHEe+IoFKALWAarNXEQMEeS5w0v6tInaMZYuRJVWmEV?= =?utf-8?q?VDInYgdstfinQsZ/1EgU3jnsLLurrVRlL/NxMHtyNidqthS5RcB4z8iAH7xuN20v1?= =?utf-8?q?xNj/P81ZAQEohUPXwq9vaiNKr/ca37uXCX4K/NcPTmrjMwUXaCWnMfwlZIEn2/Ca3?= =?utf-8?q?631YSHBSbuv6SuJymHDMUSw60W7BHKrSRP2VY2LqggCoWCE5J+47UERNDwfHzzvR8?= =?utf-8?q?SPGEoSESUFjISD3Eb1E8BW9YWnT7vp0vq74GwU4xAxGkTVhtwC98BOKN6x5GzgYYE?= =?utf-8?q?7tQHhJxkFDIbdcNHdXNMxxpfEFYAJ/4UUea74HRGB1T/BClm1zAr88mc64iEx0ExW?= =?utf-8?q?WwYOrO+mH7ZsqVrS51eo8LRLtOwFPJHS30KOmDgIpdi+6K+Ro0IGQ/2MYLy89vNRB?= =?utf-8?q?1IujUz4+sPptnrfuKgl3LsszTtVQIHpiCF8GyRY+XLMGIY5lcObq+qWR+odUOeS8Z?= =?utf-8?q?PuWKs+QkHFJQjF142wEy5YveSzO/nrlvI42rfFI1ZrXv3fKEE+YuOry+S/nE4Z4DL?= =?utf-8?q?y4NONf+KhPvxeAtbk/xFlZ/cLC4KgWbdYXRV9eRBAAjCoeu9CgOVBgMQShtDx8gvr?= =?utf-8?q?FmZC4ewLkOt+Zzd6st1/1BdfTz1pc1Ic6mhJRbsODqEX/LbmKsbvrLGH45QWitP+/?= =?utf-8?q?8/9hB5CYVYOOw40hgZD3Nmz7gxwXsTMzxxHIMjl9M5CJ6B1iGGn32GemGBXigrffG?= =?utf-8?q?KCwtXdnLkI4G?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a4778d19-90e9-4ad2-6ad3-08dc6d50d197 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2024 22:15:06.1668 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: cjM7Jir5W4DptwG8Z1M5tnZCi/VRVmoOY0lbjuvipoukJHqQG3npEHO+312iLbxzqKQFjjNGuUnXQgMFW6yNhQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB6818 From: Peng Fan Add a minimal dts for i.MX95 19x19 EVK board: - lpuart1 as console - sdhc1/2 as storage As of now, because scmi pinctrl support not ready, so count on bootloader to set the pinctrl. Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts | 70 +++++++++++++++++++++++ 2 files changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index bd443c2bc5a4..057e23fde780 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -236,6 +236,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx93-phyboard-segin.dtb dtb-$(CONFIG_ARCH_MXC) += imx93-tqma9352-mba93xxca.dtb dtb-$(CONFIG_ARCH_MXC) += imx93-tqma9352-mba93xxla.dtb dtb-$(CONFIG_ARCH_MXC) += imx93-var-som-symphony.dtb +dtb-$(CONFIG_ARCH_MXC) += imx95-19x19-evk.dtb imx8mm-venice-gw72xx-0x-imx219-dtbs := imx8mm-venice-gw72xx-0x.dtb imx8mm-venice-gw72xx-0x-imx219.dtbo imx8mm-venice-gw72xx-0x-rpidsi-dtbs := imx8mm-venice-gw72xx-0x.dtb imx8mm-venice-gw72xx-0x-rpidsi.dtbo diff --git a/arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts b/arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts new file mode 100644 index 000000000000..ce91b7c12467 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts @@ -0,0 +1,70 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2024 NXP + */ + +/dts-v1/; + +#include "imx95.dtsi" + +/ { + model = "NXP i.MX95 19X19 board"; + compatible = "fsl,imx95-19x19-evk", "fsl,imx95"; + + aliases { + mmc0 = &usdhc1; + mmc1 = &usdhc2; + serial0 = &lpuart1; + }; + + chosen { + stdout-path = &lpuart1; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0 0x80000000>; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + linux_cma: linux,cma { + compatible = "shared-dma-pool"; + alloc-ranges = <0 0x80000000 0 0x7F000000>; + size = <0 0x3c000000>; + linux,cma-default; + reusable; + }; + }; +}; + +&lpuart1 { + /* console */ + status = "okay"; +}; + +&mu7 { + status = "okay"; +}; + +&usdhc1 { + bus-width = <8>; + non-removable; + no-sdio; + no-sd; + status = "okay"; +}; + +&usdhc2 { + non-removable; + bus-width = <4>; + status = "okay"; +}; + +&wdog3 { + fsl,ext-reset-output; + status = "okay"; +};