From patchwork Thu May 9 10:48:34 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13659638 Received: from mail-ej1-f42.google.com (mail-ej1-f42.google.com [209.85.218.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8EB1013118B for ; Thu, 9 May 2024 10:48:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251726; cv=none; b=jv9cGyEmT+7GplQNVk5Vi0GowOAuW1nB2QafA9Or15nsV0vPjQ7Tc0VDLU68nXt/azMOiYtNVBMlAZ5nbDmmuygmRxENoeGt1TV0Jy92L6IM/6gWYhcxABz9jN9c68SI4r2WooyDk+U0iF36PwIDcxPxrGAoujOGdWSLtqjrmrc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251726; c=relaxed/simple; bh=7ce71H0+iO+dpFN+K0elPR2oWkQjuMhFm58muY13Wy4=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=IDXV9OHW/pcpFNsNRETCfWlUyFSCpgkU9SoH35q7CH7Su0b/Cq5rgujq7AOOnr8csg8tXE+aOiLi153+xwV50kb9kvhkY+NP4hKe5e24i1t8gNyqfpenrB45XnjqwAkfZWdkC+XadQ6ZvfU6If4L/Z09fxV3TvJwxHMnb4wOEIw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=mBeoS44f; arc=none smtp.client-ip=209.85.218.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="mBeoS44f" Received: by mail-ej1-f42.google.com with SMTP id a640c23a62f3a-a5a157a1cd1so166282466b.0 for ; Thu, 09 May 2024 03:48:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1715251723; x=1715856523; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=pYlidyl89G5PiBxk0XMF7OIxIFGwq175e8Cd1RD8Edg=; b=mBeoS44fU8K/YGpmtDTwiOJcZebI601b2Sf3APZsDMCo5H9gwav07unQHI8Z8ZyPyi CAIxksqDb9qDCgtDH4FHz0SfjIl8CjmlAA91ZqYo8EB3TiSKv58oYMDX8CTGpKJoQeS1 QHgPIO9RpFkh2zXse6Qyt2F7CIUmfZXcoQj2V2WwVzUgH2q0xNmyKCqIb/4XqwLRSPoM 2ji1MkfMQRHctRrQ8LF/LS2njREBk/8tgSOn+nK7r9QE2U6RvRt6qoIDmjddQdl9ftNh 5+bY7151hqyLnFYCdKWwiaW39l9VEaMlGj0iZGGkRLzfXTsxLA0+e3Kxy+uFsFgkqEFT 3Dew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1715251723; x=1715856523; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=pYlidyl89G5PiBxk0XMF7OIxIFGwq175e8Cd1RD8Edg=; b=AJZ2kXv+NmjlYD3QZI4QVvAGkslOl1ceY+5kAZ5p+9ow53GVsjegzz3ExDpssRu3wI LLwMxys/+i9A0isDkenXA+J4TQHzWBAxz2I5KWLG9FX6B9UJ+94+XLUIRKVYZjGQJlGL SpFPdb5lDuWno3OKSF1Xgq9/EwkJIugh8hkTG2IxyEt5tTIatgv0CPrGIZqJD7gypvp+ +KFRjnoA/1fvmlqsH9v5Bw2/Pq+TC83T0lfcOTSuJhKCCf/sMG/PR4TWdlytDVqC6dKO 53r2QcjGh0XOYSU3ZnUlBtOhbj1fV9oQ8EUe+B7X036gdIXhARQzsiNJ5nDNtr4GKer7 Ux8Q== X-Forwarded-Encrypted: i=1; AJvYcCXCEaSHr93zevbR3j+NcQBrbic9rI0+VsMMExWotmgAJz+Kp5B4BJPWfcLTOooWXu+Z3s0dmyKAgj53UQNT2leScqgz X-Gm-Message-State: AOJu0YxRUbd9BXfM4o5OXXgXW7ACQHYiHYNnZ/qYUkTgLB5AmHcd2g4O B9U8AgBc+BFwdDAqIAeuvhnuFDgS0YUV+ug03VsZ6AjJMIf9jynEejyIfaaYwVk= X-Google-Smtp-Source: AGHT+IH1CmRJSg3xhi+VUJ3TVNOjm9s+MndboSe1LvFSho3NF1BCuqzFPPDeEK7mG1aMmNDFxXz38g== X-Received: by 2002:a17:906:c404:b0:a59:a282:5db7 with SMTP id a640c23a62f3a-a59fb9d0889mr284564266b.65.1715251722913; Thu, 09 May 2024 03:48:42 -0700 (PDT) Received: from krzk-bin.. ([178.197.206.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a5a17894d85sm60195966b.72.2024.05.09.03.48.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 May 2024 03:48:42 -0700 (PDT) From: Krzysztof Kozlowski To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH 1/5] ARM: dts: imx: align panel timings node name with dtschema Date: Thu, 9 May 2024 12:48:34 +0200 Message-ID: <20240509104838.216773-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 DT schema expects panel timings node to follow certain pattern, dtbs_check warnings: imx6dl-gw54xx.dtb: display-timings: 'hsd100pxn1' does not match any of the regexes: '^timing', 'pinctrl-[0-9]+' Linux drivers do not care about node name, so this should not have effect on Linux. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx51-babbage.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx53-tx53-x03x.dts | 14 +++++++------- arch/arm/boot/dts/nxp/imx/imx53-tx53-x13x.dts | 6 +++--- .../boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts | 2 +- .../boot/dts/nxp/imx/imx6dl-aristainetos_4.dts | 2 +- .../boot/dts/nxp/imx/imx6dl-aristainetos_7.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw52xx.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw53xx.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw54xx.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw560x.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw5903.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw5904.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-sabreauto.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi | 16 ++++++++-------- arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi | 16 ++++++++-------- arch/arm/boot/dts/nxp/imx/imx6ul-tx6ul.dtsi | 14 +++++++------- 19 files changed, 47 insertions(+), 47 deletions(-) diff --git a/arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts b/arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts index b61d55ca1467..f72e109342bc 100644 --- a/arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts +++ b/arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts @@ -25,7 +25,7 @@ disp1 { pinctrl-0 = <&pinctrl_ipu_disp1>; display-timings { - lw700 { + timing0: timing-lw700 { native-mode; clock-frequency = <33000033>; hactive = <800>; diff --git a/arch/arm/boot/dts/nxp/imx/imx51-babbage.dts b/arch/arm/boot/dts/nxp/imx/imx51-babbage.dts index 16ff543f3fbf..f4a47e8348b2 100644 --- a/arch/arm/boot/dts/nxp/imx/imx51-babbage.dts +++ b/arch/arm/boot/dts/nxp/imx/imx51-babbage.dts @@ -89,7 +89,7 @@ display2: disp2 { status = "disabled"; display-timings { native-mode = <&timing1>; - timing1: claawvga { + timing1: timing-claawvga { clock-frequency = <27000000>; hactive = <800>; vactive = <480>; diff --git a/arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts b/arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts index 2bd0761c7e90..87a34cbdf233 100644 --- a/arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts +++ b/arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts @@ -58,7 +58,7 @@ display1: disp1 { pinctrl-0 = <&pinctrl_lcd>; display-timings { - 800x480p60 { + timing0: timing-800x480p60 { native-mode; clock-frequency = <30066000>; hactive = <800>; diff --git a/arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts b/arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts index 1353d985969c..f0f92ee7ba95 100644 --- a/arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts +++ b/arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts @@ -17,7 +17,7 @@ display1: disp1 { pinctrl-0 = <&pinctrl_ipu_disp1>; display-timings { - 800x480p60 { + timing0: timing-800x480p60 { native-mode; clock-frequency = <31500000>; hactive = <800>; diff --git a/arch/arm/boot/dts/nxp/imx/imx53-tx53-x03x.dts b/arch/arm/boot/dts/nxp/imx/imx53-tx53-x03x.dts index a7f77527269d..a02d77bb5672 100644 --- a/arch/arm/boot/dts/nxp/imx/imx53-tx53-x03x.dts +++ b/arch/arm/boot/dts/nxp/imx/imx53-tx53-x03x.dts @@ -67,7 +67,7 @@ display0_in: endpoint { }; display-timings { - VGA { + timing-vga { clock-frequency = <25200000>; hactive = <640>; vactive = <480>; @@ -83,7 +83,7 @@ VGA { pixelclk-active = <0>; }; - ETV570 { + timing-etc570 { clock-frequency = <25200000>; hactive = <640>; vactive = <480>; @@ -99,7 +99,7 @@ ETV570 { pixelclk-active = <0>; }; - ET0350 { + timing-et0350 { clock-frequency = <6413760>; hactive = <320>; vactive = <240>; @@ -115,7 +115,7 @@ ET0350 { pixelclk-active = <0>; }; - ET0430 { + timing-et0430 { clock-frequency = <9009000>; hactive = <480>; vactive = <272>; @@ -131,7 +131,7 @@ ET0430 { pixelclk-active = <1>; }; - ET0500 { + timing-et0500 { clock-frequency = <33264000>; hactive = <800>; vactive = <480>; @@ -147,7 +147,7 @@ ET0500 { pixelclk-active = <0>; }; - ET0700 { /* same as ET0500 */ + timing-et0700 { /* same as ET0500 */ clock-frequency = <33264000>; hactive = <800>; vactive = <480>; @@ -163,7 +163,7 @@ ET0700 { /* same as ET0500 */ pixelclk-active = <0>; }; - ETQ570 { + timing-etq570 { clock-frequency = <6596040>; hactive = <320>; vactive = <240>; diff --git a/arch/arm/boot/dts/nxp/imx/imx53-tx53-x13x.dts b/arch/arm/boot/dts/nxp/imx/imx53-tx53-x13x.dts index 6cdf2082c742..e10c179dbdb3 100644 --- a/arch/arm/boot/dts/nxp/imx/imx53-tx53-x13x.dts +++ b/arch/arm/boot/dts/nxp/imx/imx53-tx53-x13x.dts @@ -191,7 +191,7 @@ lvds0: lvds-channel@0 { display-timings { native-mode = <&lvds0_timing0>; - lvds0_timing0: hsd100pxn1 { + lvds0_timing0: timing-hsd100pxn1 { clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; @@ -207,7 +207,7 @@ lvds0_timing0: hsd100pxn1 { pixelclk-active = <1>; }; - lvds0_timing1: nl12880bc20 { + lvds0_timing1: timing-nl12880bc20 { clock-frequency = <71000000>; hactive = <1280>; vactive = <800>; @@ -233,7 +233,7 @@ lvds1: lvds-channel@1 { display-timings { native-mode = <&lvds1_timing0>; - lvds1_timing0: hsd100pxn1 { + lvds1_timing0: timing-hsd100pxn1 { clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts index dfa6f64d43cc..c75606fc4abd 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts @@ -85,7 +85,7 @@ lcd_panel: display@0 { power-on-delay = <10>; display-timings { - 480x800p57 { + timing0: timing-480x800p57 { native-mode; clock-frequency = <27000027>; hactive = <480>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_4.dts b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_4.dts index a5ac79346854..0d86927819c2 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_4.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_4.dts @@ -36,7 +36,7 @@ display0: disp0 { status = "okay"; display-timings { - 480x800p60 { + timing0: timing-480x800p60 { native-mode; clock-frequency = <30000000>; hactive = <480>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_7.dts b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_7.dts index 5a25bdbbeb68..66271daf97d9 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_7.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_7.dts @@ -25,7 +25,7 @@ display0: disp0 { status = "okay"; display-timings { - 800x480p60 { + timing0: timing-800x480p60 { native-mode; clock-frequency = <33246000>; hactive = <800>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw52xx.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw52xx.dtsi index 48ffb3ee01bd..082a2e3a391f 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw52xx.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw52xx.dtsi @@ -485,7 +485,7 @@ lvds-channel@0 { display-timings { native-mode = <&timing0>; - timing0: hsd100pxn1 { + timing0: timing-hsd100pxn1 { clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw53xx.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw53xx.dtsi index 1eae438fbdae..8ec442038ea0 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw53xx.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw53xx.dtsi @@ -482,7 +482,7 @@ lvds-channel@0 { display-timings { native-mode = <&timing0>; - timing0: hsd100pxn1 { + timing0: timing-hsd100pxn1 { clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw54xx.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw54xx.dtsi index c2ec8572c8a5..9df9f79affae 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw54xx.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw54xx.dtsi @@ -529,7 +529,7 @@ lvds-channel@0 { display-timings { native-mode = <&timing0>; - timing0: hsd100pxn1 { + timing0: timing-hsd100pxn1 { clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw560x.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw560x.dtsi index 7cee983da669..7693f92195d5 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw560x.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw560x.dtsi @@ -584,7 +584,7 @@ lvds-channel@0 { display-timings { native-mode = <&timing0>; - timing0: hsd100pxn1 { + timing0: timing-hsd100pxn1 { clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5903.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5903.dtsi index fbc704c064b6..9d0836df0fed 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5903.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5903.dtsi @@ -486,7 +486,7 @@ lvds-channel@0 { display-timings { native-mode = <&timing0>; - timing0: g101evn010 { + timing0: timing-g101evn010 { clock-frequency = <68930000>; hactive = <1280>; vactive = <800>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5904.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5904.dtsi index 070506279186..f4cb9e1d34a9 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5904.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5904.dtsi @@ -551,7 +551,7 @@ lvds-channel@0 { display-timings { native-mode = <&timing0>; - timing0: hsd100pxn1 { + timing0: timing-hsd100pxn1 { clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-sabreauto.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-sabreauto.dtsi index 6656e2e762a1..0a3deaf92eea 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-sabreauto.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-sabreauto.dtsi @@ -786,7 +786,7 @@ lvds-channel@0 { display-timings { native-mode = <&timing0>; - timing0: hsd100pxn1 { + timing0: timing-hsd100pxn1 { clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi index 79f2354886b7..7ae495bdc48f 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi @@ -110,7 +110,7 @@ lcd_out: endpoint { }; display-timings { - VGA { + timing-vga { clock-frequency = <25200000>; hactive = <640>; vactive = <480>; @@ -126,7 +126,7 @@ VGA { pixelclk-active = <0>; }; - ETV570 { + timing-etv570 { u-boot,panel-name = "edt,et057090dhu"; clock-frequency = <25200000>; hactive = <640>; @@ -143,7 +143,7 @@ ETV570 { pixelclk-active = <0>; }; - ET0350 { + timing-et0350 { u-boot,panel-name = "edt,et0350g0dh6"; clock-frequency = <6413760>; hactive = <320>; @@ -160,7 +160,7 @@ ET0350 { pixelclk-active = <0>; }; - ET0430 { + timing-et0430 { u-boot,panel-name = "edt,et0430g0dh6"; clock-frequency = <9009000>; hactive = <480>; @@ -177,7 +177,7 @@ ET0430 { pixelclk-active = <1>; }; - ET0500 { + timing-et0500 { clock-frequency = <33264000>; hactive = <800>; vactive = <480>; @@ -193,7 +193,7 @@ ET0500 { pixelclk-active = <0>; }; - ET0700 { /* same as ET0500 */ + timing-et0700 { /* same as ET0500 */ u-boot,panel-name = "edt,etm0700g0dh6"; clock-frequency = <33264000>; hactive = <800>; @@ -210,7 +210,7 @@ ET0700 { /* same as ET0500 */ pixelclk-active = <0>; }; - ETQ570 { + timing-etq570 { clock-frequency = <6596040>; hactive = <320>; vactive = <240>; @@ -226,7 +226,7 @@ ETQ570 { pixelclk-active = <0>; }; - CoMTFT { /* same as ET0700 but with inverted pixel clock */ + timing-comtft { /* same as ET0700 but with inverted pixel clock */ u-boot,panel-name = "edt,etm0700g0edh6"; clock-frequency = <33264000>; hactive = <800>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi index 2ca2eb37e14f..dfbdbb87aec4 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi @@ -127,7 +127,7 @@ lvds0_out: endpoint { }; display-timings { - hsd100pxn1 { + timing-hsd100pxn1 { u-boot,panel-name = "hannstar,hsd100pxn1"; clock-frequency = <65000000>; hactive = <1024>; @@ -142,7 +142,7 @@ hsd100pxn1 { pixelclk-active = <1>; }; - VGA { + timing-vga { clock-frequency = <25200000>; hactive = <640>; vactive = <480>; @@ -158,7 +158,7 @@ VGA { pixelclk-active = <0>; }; - nl12880bc20 { + timing-nl12880bc20 { u-boot,panel-name = "nlt,nl12880bc20-spwg-24"; clock-frequency = <71000000>; hactive = <1280>; @@ -175,7 +175,7 @@ nl12880bc20 { pixelclk-active = <1>; }; - ET0700 { + timing-et0700 { u-boot,panel-name = "edt,etm0700g0dh6"; clock-frequency = <33264000>; hactive = <800>; @@ -192,7 +192,7 @@ ET0700 { pixelclk-active = <0>; }; - ETV570 { + timing-etv570 { u-boot,panel-name = "edt,et057090dhu"; clock-frequency = <25200000>; hactive = <640>; @@ -224,7 +224,7 @@ lvds1_out: endpoint { }; display-timings { - hsd100pxn1 { + timing-hsd100pxn1 { clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; @@ -238,7 +238,7 @@ hsd100pxn1 { pixelclk-active = <1>; }; - VGA { + timing-vga { clock-frequency = <25200000>; hactive = <640>; vactive = <480>; @@ -254,7 +254,7 @@ VGA { pixelclk-active = <0>; }; - nl12880bc20 { + timing-nl12880bc20 { clock-frequency = <71000000>; hactive = <1280>; vactive = <800>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-tx6ul.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ul-tx6ul.dtsi index 1db146ac1c17..864173e30709 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6ul-tx6ul.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6ul-tx6ul.dtsi @@ -405,7 +405,7 @@ display: disp0 { status = "okay"; display-timings { - VGA { + timing-vga { clock-frequency = <25200000>; hactive = <640>; vactive = <480>; @@ -421,7 +421,7 @@ VGA { pixelclk-active = <1>; }; - ETV570 { + timing-etv570 { clock-frequency = <25200000>; hactive = <640>; vactive = <480>; @@ -437,7 +437,7 @@ ETV570 { pixelclk-active = <1>; }; - ET0350 { + timing-et0350 { clock-frequency = <6413760>; hactive = <320>; vactive = <240>; @@ -453,7 +453,7 @@ ET0350 { pixelclk-active = <1>; }; - ET0430 { + timing-et0430 { clock-frequency = <9009000>; hactive = <480>; vactive = <272>; @@ -469,7 +469,7 @@ ET0430 { pixelclk-active = <0>; }; - ET0500 { + timing-et0500 { clock-frequency = <33264000>; hactive = <800>; vactive = <480>; @@ -485,7 +485,7 @@ ET0500 { pixelclk-active = <1>; }; - ET0700 { /* same as ET0500 */ + timing-et0700 { /* same as ET0500 */ clock-frequency = <33264000>; hactive = <800>; vactive = <480>; @@ -501,7 +501,7 @@ ET0700 { /* same as ET0500 */ pixelclk-active = <1>; }; - ETQ570 { + timing-etq570 { clock-frequency = <6596040>; hactive = <320>; vactive = <240>; From patchwork Thu May 9 10:48:35 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13659639 Received: from mail-ej1-f52.google.com (mail-ej1-f52.google.com [209.85.218.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 33E0C322E for ; Thu, 9 May 2024 10:48:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251727; cv=none; b=nBkdofAAPEujbBJyEXS9jX629h3NRU7Jp3nlRJJp/PlMOVEBLcVnhelVEpHLyEe0XIzYNhmudRzSNi3sq+uTSbxPMKAdAxIlPFbAotIdZz7gs6tAiHH/3Q98XAZMzNcVjxX3FSh0Z9DV42uOuzRyR8ne8vHeQxdo6V0FtDYxM0c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251727; c=relaxed/simple; bh=gcpdIFHr8ER34Z3GWGDwVi8dmpRY0WZC3XvZC+2j07g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tQH+QoqXCTquSFi6RmqOleI1j0qjybh9C9qiH4IaLQQ6FTFZglDga15DLxVVzr63eu9806MeIXAogtqPasVmjn2rx+/6RaTI0A1DY8v76lH/ek+kzyMvdGD9r8tlgWk/LbPa1UIjDyp64mf6ShD068ph6dqwf0pkua9E7ZgxJWI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ayRY8L6t; arc=none smtp.client-ip=209.85.218.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ayRY8L6t" Received: by mail-ej1-f52.google.com with SMTP id a640c23a62f3a-a599eedc8eeso187370966b.1 for ; Thu, 09 May 2024 03:48:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1715251724; x=1715856524; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=QnzQs4M8STg8v5mtXmoZjumL7kiGXFglN5V5NIOcQXY=; b=ayRY8L6tio7jIXFELaXnRLOC0Msu43fw183yqmRfBhdBdXpSSquRV3glEyCpmWNVdm kyA3q8Nk2I5moJ7hQ6MB/FqPUdS1vrOKXy2I0dLw6yVgpsYN5rPHYv+rfzRox3XxVlMw XdUPOEBdwdRVdjzQjwaAQYe0mSncXtUDknxdkIFZbzkfbKDRtYIp+gA9EGcd7ey0frZc OeFoHMwYs/Lh1iKhiJRSB3uMWBeXDCbwB+HKIiIH4EgmkesmaJcXEPbqVVAsJigim8y5 1IGzifgrCnAIGOkf24/huP3HeT60A/vVJEVlOarWcGFJpC07Z10QrZMs33duNZCYFx9V HmJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1715251724; x=1715856524; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=QnzQs4M8STg8v5mtXmoZjumL7kiGXFglN5V5NIOcQXY=; b=kIAofRhzEGgHm6G2WXu8izO0Z4NZ6hdRPG8sAM31ap9+wCbsgywyhZv/0EJsz5ftUk Lu8y0l+gbWXgmCNv2tt7DQG0pXoAJX6xUGD43S2Vp3qpVYq7EppTQDevoum+jl4cLLCk qGbPyIWUubxJntqXKZzFi855lm3qU8oPjwz+e6Vq8m8M1acUk6tcJUF08ZOTF92m7VPF EXP1gtH1OITM5kKSpNU1xW/enVrdVdYiujDywrEigknHXdPcvkHkyVYWravAkr0+UkB1 NeS5zPBoKMq8DBYMpaQ60d7U78lET9WOrAUgNbgW24B4A7k4REfmN2bVyW2oGvWBlWk7 J7nw== X-Forwarded-Encrypted: i=1; AJvYcCWEJMHreSv0XOekzns7vFwtn1T/BsmP5N/83I3MqOZGQBH8BtWEsj9Z0BGqIYjbzZv+0uHw24Yl+nPwrD3KrQLABcvs X-Gm-Message-State: AOJu0YwcDoBd/hw41q1xpId0d6dKvOUSC9UMJe5Zq2CAqq8mm5rrQuR7 YHqPZPOqtptCU2Thw9GF9OtXuzziF1KqcG/CpeBnT49MsDLTtES2Ow2JuqWfRYI= X-Google-Smtp-Source: AGHT+IHczS5CGAbdxg981H0G+SH61xNrLiSFw+Z1T9VXSEXNVrCC1Lb8qrk7DjDkFnik5BB2nKDB1A== X-Received: by 2002:a17:906:61a:b0:a59:9ef3:f6df with SMTP id a640c23a62f3a-a59fb941d7bmr290673566b.22.1715251724582; Thu, 09 May 2024 03:48:44 -0700 (PDT) Received: from krzk-bin.. ([178.197.206.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a5a17894d85sm60195966b.72.2024.05.09.03.48.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 May 2024 03:48:43 -0700 (PDT) From: Krzysztof Kozlowski To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH 2/5] ARM: dts: imx: correct choice of panel native mode Date: Thu, 9 May 2024 12:48:35 +0200 Message-ID: <20240509104838.216773-2-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240509104838.216773-1-krzysztof.kozlowski@linaro.org> References: <20240509104838.216773-1-krzysztof.kozlowski@linaro.org> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Bindings and Linux driver expect native-mode to be a phandle to one of the timings node, not a boolean property. Correct the DTS to fix dtbs_check warnings like: imx53-m53evk.dtb: display-timings: timing-800x480p60: 'native-mode' does not match any of the regexes: 'pinctrl-[0-9]+' This should not have actual effect for Linux kernel (no real bug affecting choice of native-mode), because the first timing node is chosen in absence of proper native-mode property. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_4.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_7.dts | 2 +- 6 files changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts b/arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts index f72e109342bc..de6b7607510a 100644 --- a/arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts +++ b/arch/arm/boot/dts/nxp/imx/imx51-apf51dev.dts @@ -25,8 +25,8 @@ disp1 { pinctrl-0 = <&pinctrl_ipu_disp1>; display-timings { + native-mode = <&timing0>; timing0: timing-lw700 { - native-mode; clock-frequency = <33000033>; hactive = <800>; vactive = <480>; diff --git a/arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts b/arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts index 87a34cbdf233..079bd3d14999 100644 --- a/arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts +++ b/arch/arm/boot/dts/nxp/imx/imx51-ts4800.dts @@ -58,8 +58,8 @@ display1: disp1 { pinctrl-0 = <&pinctrl_lcd>; display-timings { + native-mode = <&timing0>; timing0: timing-800x480p60 { - native-mode; clock-frequency = <30066000>; hactive = <800>; vactive = <480>; diff --git a/arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts b/arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts index f0f92ee7ba95..ba0c62994f75 100644 --- a/arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts +++ b/arch/arm/boot/dts/nxp/imx/imx53-m53evk.dts @@ -17,8 +17,8 @@ display1: disp1 { pinctrl-0 = <&pinctrl_ipu_disp1>; display-timings { + native-mode = <&timing0>; timing0: timing-800x480p60 { - native-mode; clock-frequency = <31500000>; hactive = <800>; vactive = <480>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts index c75606fc4abd..ec806b8d503a 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts @@ -85,8 +85,8 @@ lcd_panel: display@0 { power-on-delay = <10>; display-timings { + native-mode = <&timing0>; timing0: timing-480x800p57 { - native-mode; clock-frequency = <27000027>; hactive = <480>; vactive = <800>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_4.dts b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_4.dts index 0d86927819c2..9ec038f1d0ff 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_4.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_4.dts @@ -36,8 +36,8 @@ display0: disp0 { status = "okay"; display-timings { + native-mode = <&timing0>; timing0: timing-480x800p60 { - native-mode; clock-frequency = <30000000>; hactive = <480>; vactive = <800>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_7.dts b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_7.dts index 66271daf97d9..b3129832f471 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_7.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos_7.dts @@ -25,8 +25,8 @@ display0: disp0 { status = "okay"; display-timings { + native-mode = <&timing0>; timing0: timing-800x480p60 { - native-mode; clock-frequency = <33246000>; hactive = <800>; vactive = <480>; From patchwork Thu May 9 10:48:36 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13659640 Received: from mail-ej1-f45.google.com (mail-ej1-f45.google.com [209.85.218.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E7D2512F582 for ; Thu, 9 May 2024 10:48:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251729; cv=none; b=sMTQXhOx8A9/E1DXa2XhMcbN7IR2YEvMuPzA6jSvSNKUrEHGAmeHixbbA5rpzm5vUOUINa4Hwx/UIpDAlJOeCr/Su30LPLX8KDx6IBl25Xm4IzzMupGWk2x4bUFpJzMRf1TEuOO2psNSpmua7RPBAnUGYTspBwY/tlGlMSJH0Yo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251729; c=relaxed/simple; bh=vr0JkEDr29fBsYwVrEj21BsVRokcN68DvXqh0duEgEk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PQWiEGJRai/gBJrWLZGY0/T9f7lalY4fQ40Y6uJuD3cdmuKpVMlbPF28O/gCdh+Zg19+7INFVPMrTpHZt4b97Ah5sm5RhdtTjAKwPaGszAGFNigG3P3r0xcpjnPE0UttK26O0AWr8ffqmQgdksDtCjWyxBCoI8hpBLUFYqHrUiE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=tle5IKuR; arc=none smtp.client-ip=209.85.218.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="tle5IKuR" Received: by mail-ej1-f45.google.com with SMTP id a640c23a62f3a-a59c0a6415fso194323766b.1 for ; Thu, 09 May 2024 03:48:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1715251726; x=1715856526; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NAnteY4Ku2+wEU6Dmp4nyfLK0/g/WbuTESaTngARvs4=; b=tle5IKuR+uM54QQ588CeluJuTPHy2iXVNbZTqetXkHLlbV/XT0uwP7/+gcDmpQtczw kfzL7w1FQo/hbuuY/RrN3EnLvEqNp09xn/n7wiJhhtD9g59oyimHR3qD2KuzKwIqS2cz d9h2v0svSsL202UNXeLYobG3eMJ8AuqQmajF2WlZ5+OslwxTsEwPHP2uBnwOmjjc6lJY 0n6XssLTAJkVEA8DfY62877k5TIdxXIYfg7uj1RtBESe2haUllVHrJy30r4oro47XvyC F5/p1AyGBWlpQLuaz7n58suq3CyDx8roJZKmYHw/WP0C/z7CNEkmIgN/T0DTyzKbbhkn 5r4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1715251726; x=1715856526; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NAnteY4Ku2+wEU6Dmp4nyfLK0/g/WbuTESaTngARvs4=; b=DwUXUWW53nUz/TjmSCvYKPfCz9w6EzOtPHXl0CiwHlHreZgeoGALsWRoHRH7lAQ2LS s37jKslYrC24k4Kc9eHLDt2TbLOTZmnhWrhWLiQyP39KWz6g0RS+XIjLHvX17gTI9eNb UyHgcDpIThYAgET5dbFpYt6vVu4L7islalU5Rec4H0N7Pb9T5Ke5+qR9EOd8h0pAK3ZE ielleeHjKcSLtK3QE2WDTRq2M/RCKFaSYNfvLyLWjqIpoSOfiq5g2KGjmp68FBF2MvjK edc0F9/70VDLbrkazUHmmdj44Po9NyeIUaomZLOXD7Al+kPZXQINDq3icDeFdFngcGvI eHlg== X-Forwarded-Encrypted: i=1; AJvYcCXj31ABfrv41/uJAYqfPQhvFcTDP1OM6gn3o4kE/OEpIGDo7bnByCTYyIHGsvAGQ9URhZrOcslDUI3JvIx/JWVs/jOI X-Gm-Message-State: AOJu0YyfSX4E0HGymH6Y8CuETibZ84PhTEmiPw2AirhXcEodN/ap16yk wRXfuNUTgVxauRsVXpXd7YB7RH0CzbaHx3XU02QH/c293vTiXxopa4oSUKwoTf8= X-Google-Smtp-Source: AGHT+IFOTVe25O3pIsAX/rCgSborCXKvhCmHmsBLt39hPOEhp1TeTMpFQcZ8/4M/6lj5v0rs2vv/ug== X-Received: by 2002:a17:907:2685:b0:a59:a3ef:21eb with SMTP id a640c23a62f3a-a59fb9dce5fmr414990366b.73.1715251726392; Thu, 09 May 2024 03:48:46 -0700 (PDT) Received: from krzk-bin.. ([178.197.206.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a5a17894d85sm60195966b.72.2024.05.09.03.48.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 May 2024 03:48:45 -0700 (PDT) From: Krzysztof Kozlowski To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH 3/5] ARM: dts: imx6dl-aristainetos2_4: drop redundant 'power-on-delay' property Date: Thu, 9 May 2024 12:48:36 +0200 Message-ID: <20240509104838.216773-3-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240509104838.216773-1-krzysztof.kozlowski@linaro.org> References: <20240509104838.216773-1-krzysztof.kozlowski@linaro.org> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 LG4573 panel bindings do not allow 'power-on-delay' property. Linux driver does not use it, either. Reported by dtbs_check: imx6dl-aristainetos2_4.dtb: display@0: Unevaluated properties are not allowed ('power-on-delay' was unexpected) Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts | 1 - 1 file changed, 1 deletion(-) diff --git a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts index ec806b8d503a..c9b2ea2b24b2 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6dl-aristainetos2_4.dts @@ -82,7 +82,6 @@ lcd_panel: display@0 { compatible = "lg,lg4573"; spi-max-frequency = <10000000>; reg = <0>; - power-on-delay = <10>; display-timings { native-mode = <&timing0>; From patchwork Thu May 9 10:48:37 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13659641 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E045C14C596 for ; Thu, 9 May 2024 10:48:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251731; cv=none; b=SUmajACpYi0C8kGODrRciXfzI0Dqhbo9NpoxgCb3xBRGZH1WZKNhah78GGSKwmcRRJoY8GbyTPMkuIu6rDpGRUBcfit7BtUlxprt6jhpC0w0YwqLzObkevTKWM3Gp6xByCC0sa4j+tK/pA6jGdE/D2pYhH8dFG/BHpPus5iv8Ok= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251731; c=relaxed/simple; bh=aPzqlco7XsixPyzCXTVco8ktdIB66kEc2nTRRwiR/3s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=kh5AusA8m2qU4yu//BGOkhViggWhKZTjnqhMjLpLWnmZz4XhTydeqaff5BYcPp/lQkcZWKdWYB2vgWhUoVLZQSW/7XAyrwRTitiZIJUotz+8Cc8ttq9JliqNUtEO4GpErgvo/kl1gtVRe1QS9vd2S7lliuzV0juwnBYzW1dJYzY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=WokuOx57; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="WokuOx57" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-a59a5f81af4so171561366b.3 for ; Thu, 09 May 2024 03:48:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1715251728; x=1715856528; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fIdN4MR8ysP0CcOVaWDr/atwyhcItV6HcCM2wmXc11Y=; b=WokuOx57AEuPRR/BCYiillEcGLQcYHbDDl/ZT3/q+2X7OFPf3MzGn+KdKOu75aWF+/ Dx4yvtkCXFCc1n+m4u7s+p+PiOvQP1dxanhgYOF5cINMztG4UaTNBKkpui36xFzVbXg/ d/tnXZfqes2kRQsuVEsO2W8onRP4Xr/+aUyD2Xbf9aZCsQYMn4cyITcvy1//sGGCAqP7 HMWZ3g+JUDystKR4IcedzgzwG+9JrZsfH4+tkLGyeHtCmWeQzXdOESG4reabiU6pzUBc I1fuin4blhlxuxVnFxGL/OXwytPqvisriFsXE1m04NeKVxIQwPcaTDr2/xmGLKEW08RQ utUQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1715251728; x=1715856528; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fIdN4MR8ysP0CcOVaWDr/atwyhcItV6HcCM2wmXc11Y=; b=F8JDQGSDL4q+HD8Ux4INFVq9eV6KdyPaGH0pJk59dOw9x+3WMUsQ32Y3LebKAUBz4V MMRqBkw89/sO3ysiZxp3wXeqcr++LoFw5rZ8zdgQJFDj23wJV4X9ZtzDpMBf5X9CtbYi ud2n+8vBUeG7zksjqyKLXX3Mn51zR1cWJ5ms8rKVba1Oi051gqaeeqF6NzXCoh2ZDcRr c72TkuXX0GTzHivPoFlDlCbXWcP20E5inZYMBYUOWE5sSqq9RJc6JG4o0SaATHsVe1z6 nmWeeWdeXw3dLrNI9VJukHFVKuSy3hZVsn86QjFV4yh28/lvGAFqZo2inBMZVUpBmSun kLZw== X-Forwarded-Encrypted: i=1; AJvYcCWhHWY1sAlyDxtqaHWEz1wJvhp0JOOi4HCqzZuX8K4m6TmP83Z2CFXNVZzrdVSCVtISr4WuWBEeiZCpfrg5Rt4Vdh7I X-Gm-Message-State: AOJu0YyafvTINAm+k8w7lluoEBocV/9kTq5HBrtsv1emSjWwwFy7Apbo eDRe9Dg5vOvG2pj0WWrmVbCEtk3lUmUWjXWaO57HGhDiA8cvPeVMiBcVRYMRl9s= X-Google-Smtp-Source: AGHT+IHzxyO5fKOhzl1H1hoKpa6CXJoOBaKE4zW9xgfQNDPQNYWH/OVRT8MGIP39ltU081+X08S3Vg== X-Received: by 2002:a17:906:1b08:b0:a59:c9b1:cb68 with SMTP id a640c23a62f3a-a59fb94a628mr352359966b.7.1715251728286; Thu, 09 May 2024 03:48:48 -0700 (PDT) Received: from krzk-bin.. ([178.197.206.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a5a17894d85sm60195966b.72.2024.05.09.03.48.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 May 2024 03:48:47 -0700 (PDT) From: Krzysztof Kozlowski To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH 4/5] ARM: dts: imx: drop redundant 'u-boot,panel-name' property Date: Thu, 9 May 2024 12:48:37 +0200 Message-ID: <20240509104838.216773-4-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240509104838.216773-1-krzysztof.kozlowski@linaro.org> References: <20240509104838.216773-1-krzysztof.kozlowski@linaro.org> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Panel timing bindings do not allow 'u-boot,panel-name' and there seems to be no users of it: neither Linux kernel drivers, nor U-boot as of v2024.07-rc2. Reported by dtbs_check: imx6qp-tx6qp-8037.dtb: display-timings: timing-et0700: 'u-boot,panel-name' does not match any of the regexes: 'pinctrl-[0-9]+' Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi | 5 ----- arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi | 4 ---- 2 files changed, 9 deletions(-) diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi index 7ae495bdc48f..ded241a39906 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lcd.dtsi @@ -127,7 +127,6 @@ timing-vga { }; timing-etv570 { - u-boot,panel-name = "edt,et057090dhu"; clock-frequency = <25200000>; hactive = <640>; vactive = <480>; @@ -144,7 +143,6 @@ timing-etv570 { }; timing-et0350 { - u-boot,panel-name = "edt,et0350g0dh6"; clock-frequency = <6413760>; hactive = <320>; vactive = <240>; @@ -161,7 +159,6 @@ timing-et0350 { }; timing-et0430 { - u-boot,panel-name = "edt,et0430g0dh6"; clock-frequency = <9009000>; hactive = <480>; vactive = <272>; @@ -194,7 +191,6 @@ timing-et0500 { }; timing-et0700 { /* same as ET0500 */ - u-boot,panel-name = "edt,etm0700g0dh6"; clock-frequency = <33264000>; hactive = <800>; vactive = <480>; @@ -227,7 +223,6 @@ timing-etq570 { }; timing-comtft { /* same as ET0700 but with inverted pixel clock */ - u-boot,panel-name = "edt,etm0700g0edh6"; clock-frequency = <33264000>; hactive = <800>; vactive = <480>; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi index dfbdbb87aec4..4eb53d5677a6 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-tx6-lvds.dtsi @@ -128,7 +128,6 @@ lvds0_out: endpoint { display-timings { timing-hsd100pxn1 { - u-boot,panel-name = "hannstar,hsd100pxn1"; clock-frequency = <65000000>; hactive = <1024>; vactive = <768>; @@ -159,7 +158,6 @@ timing-vga { }; timing-nl12880bc20 { - u-boot,panel-name = "nlt,nl12880bc20-spwg-24"; clock-frequency = <71000000>; hactive = <1280>; vactive = <800>; @@ -176,7 +174,6 @@ timing-nl12880bc20 { }; timing-et0700 { - u-boot,panel-name = "edt,etm0700g0dh6"; clock-frequency = <33264000>; hactive = <800>; vactive = <480>; @@ -193,7 +190,6 @@ timing-et0700 { }; timing-etv570 { - u-boot,panel-name = "edt,et057090dhu"; clock-frequency = <25200000>; hactive = <640>; vactive = <480>; From patchwork Thu May 9 10:48:38 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13659642 Received: from mail-lf1-f43.google.com (mail-lf1-f43.google.com [209.85.167.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DB1BC14D297 for ; Thu, 9 May 2024 10:48:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251733; cv=none; b=CXMslRVr2tforyN1a0mwT+Ftr6iFRjeVau2WEw35CYYAtnmiFg+ZHpGF60vl0/FJvIfPMMrZXtjD7G+yo6UqLnd2JVaTLsOAJ/saDGIr9+afUBeFSJb36JFeifeV10dfLPuar9gEvFKFurYv63IHtGdVCstHY/ZFNVPUN+WAYdM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715251733; c=relaxed/simple; bh=8s5CSyd/XLbgiSPGylu8EmjQ7QDKYBFmeE5ErG7toDE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pTpjaTXkmj1+4//35AVUdUXnVJ5Dk/MSTKp40rtbMBoJbmYuy590O4W63VNP22eTyXjfxdc133HChqXekxVi3nI0s/29g541kAcJX9tqwMWfCvVWSHXbgj5hAykui+xGkkwCSZqEK9+P3McMmUM/avc8/B1NpkjvM336uorNitY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Qern1khh; arc=none smtp.client-ip=209.85.167.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Qern1khh" Received: by mail-lf1-f43.google.com with SMTP id 2adb3069b0e04-51fdc9af005so1035818e87.3 for ; Thu, 09 May 2024 03:48:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1715251730; x=1715856530; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nxOuwvgu7vIPeq1UiZIJt6cAqtzNCiq0jwfBAlXCxvg=; b=Qern1khhKPN4pW4XHNI+wpMUfJJeSUx/WuDcm3JQ+Y1/J/TpPSvd6nnvMfOBmN3b+s pZUz9YyHolCf1G6uhB3wOJ4CK774JDesxeiUBHrccUzIUPWrRUN95XesxWzlxu6/sF2v ocww9X4rxMT6VhY2vUgMZZOF6NUOHpOoZ00gbH3ywBo0IK90HW4s9q/X+djnlhslYekh cHauNDKzTky3NoZmeG9tih6jjqJkM4rcWhVgoOp32YdHFb+eP2c495/pVwnSY7Cj3Gg4 NycZcEIjpx6SW9z0J8pJNE37bXAmCFV78z3hwK527OYEJ5Du9l6AdYfjz2MfNuIz6E2m pU5A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1715251730; x=1715856530; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nxOuwvgu7vIPeq1UiZIJt6cAqtzNCiq0jwfBAlXCxvg=; b=wefDMP+htUYXwn/RzWyH7zGkVtJmthcSzhnlMTTfcsfSSH359kzwkmZnuV/1/zcNYQ A7zDu2e9ACQSHnEJ6nYF3eUGoikOMFqrhxRgajwq1fV2qj+Bjo03G4Qi5v2mUucIxUpQ xHHU0t74Jj0Wu63Rf2YKv6TTBujFmO93IoUWsKLMiNmn3Cd4dFJfbuvea+MuKzvPXSGy /MZVhl6OEbtwwbnOJwfLHd8qZ55aiPxW8LvYCkhI6uNiGVItx6wqCanstZqH7FsvtKaO Q7S9zuvvTPL+PJcWXONZDnnh4/bPxlRO8Ozh70THvYE10t+fvh8N7sdduAVvabd93WpQ 7upw== X-Forwarded-Encrypted: i=1; AJvYcCVib9kW8ZlvNk3ObkUr8SSzNg+OTOhKUFTpg4yj2OuZg7U584yWC1lkSgNEuDUTxRfDdADjqbFWGha2i+4MUecpihl5 X-Gm-Message-State: AOJu0YzKxLryIxY9gnLBuBpJuV7k2MupnA8DZw+uVpYoM5eJgV2jzDbU q4ozFD6JwLn/EeKWxCHZtKtOWqZvUGZIaj8H+SnFc12diFU20BYEk7tWcmExQvM= X-Google-Smtp-Source: AGHT+IHLD2gIMOkPBD+A9kauwL3dxUht5OhDxERrvQNI9J20Gmyp3rqdIBVZJKilkJXzKEKqkqbJiA== X-Received: by 2002:ac2:5986:0:b0:51f:6223:21ff with SMTP id 2adb3069b0e04-5217c760a08mr4174927e87.39.1715251730109; Thu, 09 May 2024 03:48:50 -0700 (PDT) Received: from krzk-bin.. ([178.197.206.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a5a17894d85sm60195966b.72.2024.05.09.03.48.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 May 2024 03:48:49 -0700 (PDT) From: Krzysztof Kozlowski To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH 5/5] ARM: dts: imx28-tx28: drop redundant 'panel-name' property Date: Thu, 9 May 2024 12:48:38 +0200 Message-ID: <20240509104838.216773-5-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240509104838.216773-1-krzysztof.kozlowski@linaro.org> References: <20240509104838.216773-1-krzysztof.kozlowski@linaro.org> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Panel timing bindings do not allow 'panel-name' and there seems to be no users of it: neither Linux kernel drivers, nor U-boot as of v2024.07-rc2. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/nxp/mxs/imx28-tx28.dts | 6 ------ 1 file changed, 6 deletions(-) diff --git a/arch/arm/boot/dts/nxp/mxs/imx28-tx28.dts b/arch/arm/boot/dts/nxp/mxs/imx28-tx28.dts index 5485fe118dc4..d38183edf0fd 100644 --- a/arch/arm/boot/dts/nxp/mxs/imx28-tx28.dts +++ b/arch/arm/boot/dts/nxp/mxs/imx28-tx28.dts @@ -323,7 +323,6 @@ display0: display0 { display-timings { native-mode = <&timing5>; timing0: timing0 { - panel-name = "VGA"; clock-frequency = <25175000>; hactive = <640>; vactive = <480>; @@ -340,7 +339,6 @@ timing0: timing0 { }; timing1: timing1 { - panel-name = "ETV570"; clock-frequency = <25175000>; hactive = <640>; vactive = <480>; @@ -357,7 +355,6 @@ timing1: timing1 { }; timing2: timing2 { - panel-name = "ET0350"; clock-frequency = <6500000>; hactive = <320>; vactive = <240>; @@ -374,7 +371,6 @@ timing2: timing2 { }; timing3: timing3 { - panel-name = "ET0430"; clock-frequency = <9000000>; hactive = <480>; vactive = <272>; @@ -391,7 +387,6 @@ timing3: timing3 { }; timing4: timing4 { - panel-name = "ET0500", "ET0700"; clock-frequency = <33260000>; hactive = <800>; vactive = <480>; @@ -408,7 +403,6 @@ timing4: timing4 { }; timing5: timing5 { - panel-name = "ETQ570"; clock-frequency = <6400000>; hactive = <320>; vactive = <240>;