From patchwork Sun May 19 17:59:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kanak Shilledar X-Patchwork-Id: 13667871 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D329EC25B78 for ; Sun, 19 May 2024 17:59:59 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=uobUcKyH75qb935WinkcXvcrPpI8Nf4ZmdqCdYE0hmk=; b=a2cjElJRR7Pbzj F98NP4XB2rKJT56Il7AySWLnLxMG8zep9WqNe2ljqqk+NmSRCgqJoqMDCKylEOPwTK5S4PIQ8zD0n IH3MS2ekNgQ4wTXyRHalDmx7c+rkiQUEnuI6Ya9sOFNqu+pVWaEurbW+GkHng9ci79kvUeqDM63AH UVg0I2l3mjWhKYCA4ZyYTJ/1cqrMvKXyHuImWoTPnL2RD4TGVlSD1BAMsILUAN0YVqx/JJJ+0cHjS kTcLVNR4QZ2LCkeABz29xQrOAR7pEHsozknQC8osodQQbBascbZRxP5RW/tN2QsYj5y+woub8lLvw w8lf2kLb3akNc8OwIXZw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1s8kp9-0000000CRrH-1saq; Sun, 19 May 2024 17:59:55 +0000 Received: from mail-pl1-x632.google.com ([2607:f8b0:4864:20::632]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1s8kp5-0000000CRps-2UuV for linux-riscv@lists.infradead.org; Sun, 19 May 2024 17:59:54 +0000 Received: by mail-pl1-x632.google.com with SMTP id d9443c01a7336-1ee5235f5c9so52451865ad.2 for ; Sun, 19 May 2024 10:59:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1716141589; x=1716746389; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4hOXQ/41pPcOGvj8BDEvVxZO6mfZsuadhgYq8hgiByM=; b=UkOQNLfOysR/uiXl9XuNz8mGD5D0OsVattv5e4KbibhnGKO0LGHslivjivTTG/rJ1w 2VsW80ylaYpndKRYAuVsXwCru6tGb26HJeKxKIjtSWlV6c1rT/Dgs1yt41cTh+PuQ+q+ 4Bjz8bo2aUHutVJ6TYmoDCG7jEMi/j1+lF0WxxeAGYGDAq/l1ZIpSHpOiY1x0paXHxTx ZvNKUNlzGSN1GZFEjz/CevdvH4iOSyji68siv8i7OngI2YCNZ7V8aoa9WfIbj8pkMhU8 9m63DBFO9mZwzZTQCNsckMk3EGCmIuLa9mMUBx6YXooGjm9HtU1bSIidzlltLG+eIwew y5XA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716141589; x=1716746389; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4hOXQ/41pPcOGvj8BDEvVxZO6mfZsuadhgYq8hgiByM=; b=n2cJUvP9LK3pXI3zOCyMIAvuHpfEjQA6J6jRly0QpGrDku3WXZUUFttI9fSv4zCyqI BOhdSHxJj1G7wWq2+q1rtkfLA2eRJhxgcaVi8RRUJyPlVf71jSbvWJfbOBL/3jDHrvqI VaugM/oaBYtTStC4IE9gz7Y77A+d+sny3jG3q0VVdk9IifYD8rE5Xg+8GNWiDEa4ZyPi Cj006jwL8Hgl/DU7h+4gJYOOmD3zzSrnI17NkR+zuxWFlK9lqVpuACXy4JhuyKZAhubA IDpTqVVamVC0NZUD6A81F+4ZEX1LH5G286b2Kouq30xVIiEdGpInZRJB5kdVClH4VlJK eQFQ== X-Forwarded-Encrypted: i=1; AJvYcCXSs3McJ+ubrwHFzFNv9U2XDd5D+E/2nQuzGiG9CasU7v+nBAW2wvnkmA0u1zBFaqZFU2XqBP+J+mJNmbPYwGQYewRdmGKigMyv/Kw60qxJ X-Gm-Message-State: AOJu0Yw9Z7FnY4w27alyvUnjEeDxn2EndUpchFeKAbPC/kewk3h0dbLD k5jEQ7gafRjRQrpYTHAPrCidRR81QUXr00hxVMxRE9P40IBfheYF X-Google-Smtp-Source: AGHT+IHF/ZW2hqv6w2mxwXVNTkWpYC8i+PSL4BzYbm7Z1Xpa9Hqws7WzsGyjqnVykQLqzSIfyHFhVA== X-Received: by 2002:a17:902:e892:b0:1f2:fb50:7c1e with SMTP id d9443c01a7336-1f2fb509112mr21380645ad.3.1716141589427; Sun, 19 May 2024 10:59:49 -0700 (PDT) Received: from localhost.localdomain ([223.178.84.79]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-1f2fc5a015esm9424325ad.14.2024.05.19.10.59.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 19 May 2024 10:59:48 -0700 (PDT) From: Kanak Shilledar X-Google-Original-From: Kanak Shilledar To: Cc: Kanak Shilledar , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Samuel Holland , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH 1/2] dt-bindings: interrupt-controller: riscv,cpu-intc: convert to dtschema Date: Sun, 19 May 2024 23:29:05 +0530 Message-Id: <20240519175906.138410-2-kanakshilledar111@protonmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240519175906.138410-1-kanakshilledar111@protonmail.com> References: <20240519175906.138410-1-kanakshilledar111@protonmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240519_105951_741212_57AD0B02 X-CRM114-Status: GOOD ( 24.75 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Convert the RISC-V Hart-Level Interrupt Controller (HLIC) to newer DT schema, Created DT schema based on the .txt file which had `compatible`, `#interrupt-cells` and `interrupt-controller` as required properties. Changes made with respect to original file: - Changed the example to just use interrupt-controller instead of using the whole cpu block - Changed the example compatible string. Signed-off-by: Kanak Shilledar --- Changes in v3: - Remove reference to `interrupt-controller` in `riscv/cpus.yaml`. --- Changes in v2: - Update the maintainers list. - Add reference to `interrupt-controller` in `riscv/cpus.yaml`. - Update compatible property with the reference in `cpus.yaml`. - Include description for '#interrupt-cells' property. - Change '#interrupt-cells' property to have `const: 1` as per the text binding. - Fixed the warning thrown by `/renesas/r9a07g043f01-smarc.dtb`. --- .../interrupt-controller/riscv,cpu-intc.txt | 52 ------------- .../interrupt-controller/riscv,cpu-intc.yaml | 73 +++++++++++++++++++ 2 files changed, 73 insertions(+), 52 deletions(-) delete mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt deleted file mode 100644 index 265b223cd978..000000000000 --- a/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt +++ /dev/null @@ -1,52 +0,0 @@ -RISC-V Hart-Level Interrupt Controller (HLIC) ---------------------------------------------- - -RISC-V cores include Control Status Registers (CSRs) which are local to each -CPU core (HART in RISC-V terminology) and can be read or written by software. -Some of these CSRs are used to control local interrupts connected to the core. -Every interrupt is ultimately routed through a hart's HLIC before it -interrupts that hart. - -The RISC-V supervisor ISA manual specifies three interrupt sources that are -attached to every HLIC: software interrupts, the timer interrupt, and external -interrupts. Software interrupts are used to send IPIs between cores. The -timer interrupt comes from an architecturally mandated real-time timer that is -controlled via Supervisor Binary Interface (SBI) calls and CSR reads. External -interrupts connect all other device interrupts to the HLIC, which are routed -via the platform-level interrupt controller (PLIC). - -All RISC-V systems that conform to the supervisor ISA specification are -required to have a HLIC with these three interrupt sources present. Since the -interrupt map is defined by the ISA it's not listed in the HLIC's device tree -entry, though external interrupt controllers (like the PLIC, for example) will -need to define how their interrupts map to the relevant HLICs. This means -a PLIC interrupt property will typically list the HLICs for all present HARTs -in the system. - -Required properties: -- compatible : "riscv,cpu-intc" -- #interrupt-cells : should be <1>. The interrupt sources are defined by the - RISC-V supervisor ISA manual, with only the following three interrupts being - defined for supervisor mode: - - Source 1 is the supervisor software interrupt, which can be sent by an SBI - call and is reserved for use by software. - - Source 5 is the supervisor timer interrupt, which can be configured by - SBI calls and implements a one-shot timer. - - Source 9 is the supervisor external interrupt, which chains to all other - device interrupts. -- interrupt-controller : Identifies the node as an interrupt controller - -Furthermore, this interrupt-controller MUST be embedded inside the cpu -definition of the hart whose CSRs control these local interrupts. - -An example device tree entry for a HLIC is show below. - - cpu1: cpu@1 { - compatible = "riscv"; - ... - cpu1-intc: interrupt-controller { - #interrupt-cells = <1>; - compatible = "sifive,fu540-c000-cpu-intc", "riscv,cpu-intc"; - interrupt-controller; - }; - }; diff --git a/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.yaml b/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.yaml new file mode 100644 index 000000000000..c9c79e0870ff --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.yaml @@ -0,0 +1,73 @@ +# SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/riscv,cpu-intc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: RISC-V Hart-Level Interrupt Controller (HLIC) + +description: + RISC-V cores include Control Status Registers (CSRs) which are local to + each CPU core (HART in RISC-V terminology) and can be read or written by + software. Some of these CSRs are used to control local interrupts connected + to the core. Every interrupt is ultimately routed through a hart's HLIC + before it interrupts that hart. + + The RISC-V supervisor ISA manual specifies three interrupt sources that are + attached to every HLIC namely software interrupts, the timer interrupt, and + external interrupts. Software interrupts are used to send IPIs between + cores. The timer interrupt comes from an architecturally mandated real- + time timer that is controlled via Supervisor Binary Interface (SBI) calls + and CSR reads. External interrupts connect all other device interrupts to + the HLIC, which are routed via the platform-level interrupt controller + (PLIC). + + All RISC-V systems that conform to the supervisor ISA specification are + required to have a HLIC with these three interrupt sources present. Since + the interrupt map is defined by the ISA it's not listed in the HLIC's device + tree entry, though external interrupt controllers (like the PLIC, for + example) will need to define how their interrupts map to the relevant HLICs. + This means a PLIC interrupt property will typically list the HLICs for all + present HARTs in the system. + +maintainers: + - Palmer Dabbelt + - Paul Walmsley + +properties: + compatible: + oneOf: + - items: + - const: andestech,cpu-intc + - const: riscv,cpu-intc + - const: riscv,cpu-intc + + interrupt-controller: true + + '#interrupt-cells': + const: 1 + description: | + The interrupt sources are defined by the RISC-V supervisor ISA manual, + with only the following three interrupts being defined for + supervisor mode: + - Source 1 is the supervisor software interrupt, which can be sent by + an SBI call and is reserved for use by software. + - Source 5 is the supervisor timer interrupt, which can be configured + by SBI calls and implements a one-shot timer. + - Source 9 is the supervisor external interrupt, which chains to all + other device interrupts. + +required: + - compatible + - '#interrupt-cells' + - interrupt-controller + +additionalProperties: false + +examples: + - | + interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; From patchwork Sun May 19 17:59:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kanak Shilledar X-Patchwork-Id: 13667872 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C2806C25B78 for ; Sun, 19 May 2024 18:00:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=VIb1QQJo+fG//bmr9pw9yXtnmpJA0KhUh/rfdGHyuuU=; b=1TRkLtzN42xnUu duZqJZI1ahdU3jqoBYuyrdy4LbOkJIj/E69Lf2vbRIR0KbPWxPnQSGgROdXHpQnY8tP1qpj2XUL2U 3K/ZlNp2+w+y2hlcgliUGvIqXaJ1GI9B9/YMzTjP1SUKpcgynYU3n7txzNdG+eFGIVOr6QGqVknB7 DWKIeME1TW0TuVynX5DtTK2iwZwzNZz8kBzLr9zf2exADSdSKx+hnt39QJtUnu7+HjCfjUKD8LKid zwyA1VhSbuzxIxybNS70ymMJSv5aVcbPNbKjZfyA34PiianmGdPnuD4jBvy4g9mcg2kxx74lbi66j DsKV28zENI0gY/J/4IVQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1s8kpH-0000000CRul-1lwM; Sun, 19 May 2024 18:00:03 +0000 Received: from mail-pl1-x629.google.com ([2607:f8b0:4864:20::629]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1s8kpE-0000000CRsG-0Ha7 for linux-riscv@lists.infradead.org; Sun, 19 May 2024 18:00:01 +0000 Received: by mail-pl1-x629.google.com with SMTP id d9443c01a7336-1ee38966529so14073015ad.1 for ; Sun, 19 May 2024 10:59:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1716141598; x=1716746398; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HB5y4Fy1Uw+dKMHXzCD53I8CL2I1Bp8CZYIt75TaAuQ=; b=ApoGCHqM9CtWrJsLZ43uVzfQwdrQtBeXHtLMypItcMX3tgqBgBCjFlUdwX1QUi0BpZ LfKKlEc0rwh7H+CR4tlFNUeHBve9fpUHqMP7CKHhB+lWSG+27xxAOzm5p+NwEC0bkzak Y1Z5ftgYDY0rzBz3q80F5DafIBzXRyDqUKcNEg11d+arQ+2iZrs783il5HK/HilGtIQo Mw5mKPI8Krr1FDKT5LX/s9VzGx1XH6qNxyo9jNggcBlhkbl7lbGKxa/8qQO60aF2UOTT y/C1qYL+Wt8AG/51YrgXWP0dvcZNDCzPKZo/+ZIKb5LQt0MZKq2nJC2rNG8fzcp3TWLp 26Zg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716141598; x=1716746398; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HB5y4Fy1Uw+dKMHXzCD53I8CL2I1Bp8CZYIt75TaAuQ=; b=FP6+YkC37CGjP617qq9QYcI7OUvbYUOZh1X8W3vlofBNlPLPi8mbgfU8xLeObT4sJk H76BbsGz/OmJKChzqEtnfiNSDYvGTaWbS3d+t3XyY10JT0AFCKI/I1EOfFeDwLgcHaLX uClcrsxPo9j9Nwss8X2ejDMmrkQy701lp9GM1E0vj12+MiBt0O5GCwopLuTHmdhPUV6O zfCB6TFZoaJo9KARW43NBWe91T7s+Y9X4HaVg4O4+lFdjoIbZR2EP4rx3NJlPG7pDlEO fpkoQ3ICSc8CN8pNUm+mZwSHA0chsjVMylrJJ7GDTEJfHFn2IpkAN01MCikX8fdPZa4U tmxA== X-Forwarded-Encrypted: i=1; AJvYcCWiiyaxhv/xMCpBgnXT5x/+vuK6MLQxl52/Xdib7vNWZxImUby7b0Lq0sXpQyE1qS38K40NmPj2kKK4bTAkvtrS5J1tAHaz/SA36MhqFXKV X-Gm-Message-State: AOJu0YzH7hrcVijxGHPQaA94aA4JPaxjrzen5Ry68XDT0pEVCVVp8qzI ZoATiQmpXueviDnlA70hDPhbtQOYK7LPlU8/8e17lkJFZNMsaNuw X-Google-Smtp-Source: AGHT+IFBTgvJd2LTs7qh/Ad8VvDv1vEGhqTvOWriZjtmSKNU5N91CUbRn8JXTv/uVEqY+dr6ofCLKA== X-Received: by 2002:a17:903:41c7:b0:1f3:3b0:61a7 with SMTP id d9443c01a7336-1f303b06359mr775465ad.12.1716141597893; Sun, 19 May 2024 10:59:57 -0700 (PDT) Received: from localhost.localdomain ([223.178.84.79]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-1f2fc5a015esm9424325ad.14.2024.05.19.10.59.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 19 May 2024 10:59:57 -0700 (PDT) From: Kanak Shilledar X-Google-Original-From: Kanak Shilledar To: Cc: Kanak Shilledar , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Samuel Holland , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH 2/2] dt-bindings: riscv: cpus: add ref to interrupt-controller Date: Sun, 19 May 2024 23:29:06 +0530 Message-Id: <20240519175906.138410-3-kanakshilledar111@protonmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240519175906.138410-1-kanakshilledar111@protonmail.com> References: <20240519175906.138410-1-kanakshilledar111@protonmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240519_110000_136973_406A6674 X-CRM114-Status: UNSURE ( 9.29 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org removed the redundant properties for interrupt-controller and provide reference to the riscv,cpu-intc.yaml which defines the interrupt-controller. making the properties for riscv interrupt-controller at a central place. Signed-off-by: Kanak Shilledar --- .../devicetree/bindings/riscv/cpus.yaml | 22 +------------------ 1 file changed, 1 insertion(+), 21 deletions(-) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index d87dd50f1a4b..b90bb83c8e73 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -101,27 +101,7 @@ properties: timebase-frequency: false interrupt-controller: - type: object - additionalProperties: false - description: Describes the CPU's local interrupt controller - - properties: - '#interrupt-cells': - const: 1 - - compatible: - oneOf: - - items: - - const: andestech,cpu-intc - - const: riscv,cpu-intc - - const: riscv,cpu-intc - - interrupt-controller: true - - required: - - '#interrupt-cells' - - compatible - - interrupt-controller + $ref: /schemas/interrupt-controller/riscv,cpu-intc.yaml cpu-idle-states: $ref: /schemas/types.yaml#/definitions/phandle-array