From patchwork Fri Jun 7 10:54:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jean-Philippe Brucker X-Patchwork-Id: 13689681 X-Patchwork-Delegate: kw@linux.com Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6347F18628B for ; Fri, 7 Jun 2024 10:58:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717757898; cv=none; b=OcsupySeF83jgrdCRihlXdYqt1dfv6tb6tKEj5IDk4WU6j5Ho6pNqvRZD6urmPVvN6YdJii51hjSg+sYO2J81rPRwT1qq6IHbzytqxZHK1h9sj7bH30M2aJJNPUMH46SDYH3a0vbMX6GMqLNyzn2+f0kWv7/ZYdf65z7rIeHI70= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717757898; c=relaxed/simple; bh=YoraCC2os5H7WkIOISlbddzHD3ToIZOoofZYgnih/84=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fUCA57PBZ4Bh8ky3uG/HI329UXk/wOP+F2JoArj0lwSOJDolxSz70xWxgJX5mOhdkU8vwPiErgi26ax5RYg3xCddhQJ03IwWPY0oY1g7/tklF38vKACqhCMEf/G6uso3IgTPWKXd6NnEOAbOW8xaTAtHhwlpifEpDJYfVXLYrwU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=uljHMVzA; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="uljHMVzA" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-4210aa012e5so21061065e9.0 for ; Fri, 07 Jun 2024 03:58:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1717757894; x=1718362694; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=E23ckA0xadlytKJal2qSBXEtmljMi1zr8ZXYYtdmN4A=; b=uljHMVzAhemktGocuf645Hm3wINEwYK2fRZtuZzABHMzqqPbOklnemNmRKa2X8tBtJ I8jqGNd+k/5l3qY3GSvfQO1yurwbhJxFX1k+P7vbOVkkeZX6HeTAPk5teKtCCtqs7uQQ TyApHHiQwy2eqX2jP/yKhkryn9STNzmIMoCqyI1Kb3xVuFmVSSCtiyXhlKA1b9z5TLJW sCf6TDNePXl+/VwSs0HX+W3dR0YtUFC0vyalAVszfPaiLUqRBb+ubCJ5IFBy0auJrcem zUmavgqSr3COCWB1cSZDUAB4vm2Le9MHbug0zWtKbU8d+Ou/IY8MxhOdn7iVQXG0wenU FIBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1717757894; x=1718362694; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=E23ckA0xadlytKJal2qSBXEtmljMi1zr8ZXYYtdmN4A=; b=jw6tZK2A2Fd5vITHqzV+upcuRQhCpVOrzyoDWwl8gBdt97uLwDm6qf2/7O8+Xz0/st xffa17nY90oh6JspjbSmfO9aET9gCiX2edED7HgNhJgZy3kn5I+Wa0UizI332lQIu/ED qI7Wao5b/T6eanA82j6PKXdjadqU5Su/xr0cDBKMTD7hoZPP78lv5wuWRFg2RjnwTwxc gUiqkDNtvnbTPKnSZGaIwV1fl524zKtP6ADXh1GjfnA6XnkCdOf4NlN+E8tqMY4vTjOf itO7YCrwpLbGFc8O5u+gV4wsLo+QVRKlvugWmXW93xFb1PFEJyxhPbCw92+YLGnJ7X/m AflQ== X-Forwarded-Encrypted: i=1; AJvYcCUapksOCBlBpHv+yFB/+H/Mm6ouiU0EYYLoqzOgGOtIAHdMsM3+lvSzXMH0SrB/8O8jAE/z82Ho5BZXOhSkQHYjmTBQodg9bx8L X-Gm-Message-State: AOJu0YxaTxGIpXG8hrUEfz7IqK1zY2Rn460W2G6/1T6YondQcWDOu3sa AGAbz5I9aifT69AOE3SL99cJeflvS+zD2UuewV9GILXl7RyTNYoRq34OCA8ufOM= X-Google-Smtp-Source: AGHT+IGRk39n3pVihAfcUidolbx9s1isjujkvF2fjkdGKFvNrj6NpUKCDBYYeIDpXOQ0xz5Q/dJp6A== X-Received: by 2002:a05:600c:1d03:b0:421:54f7:c294 with SMTP id 5b1f17b1804b1-42164a20c82mr19745275e9.29.1717757893769; Fri, 07 Jun 2024 03:58:13 -0700 (PDT) Received: from localhost.localdomain ([2.221.137.100]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-35ef5fd1c5fsm3739485f8f.113.2024.06.07.03.58.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Jun 2024 03:58:13 -0700 (PDT) From: Jean-Philippe Brucker To: will@kernel.org, lpieralisi@kernel.org, kw@linux.com, robh@kernel.org, bhelgaas@google.com, krzk+dt@kernel.org, conor+dt@kernel.org, liviu.dudau@arm.com, sudeep.holla@arm.com, joro@8bytes.org Cc: robin.murphy@arm.com, nicolinc@nvidia.com, ketanp@nvidia.com, linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, devicetree@vger.kernel.org, Jean-Philippe Brucker Subject: [PATCH v2 1/3] dt-bindings: PCI: generic: Add ats-supported property Date: Fri, 7 Jun 2024 11:54:14 +0100 Message-ID: <20240607105415.2501934-3-jean-philippe@linaro.org> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240607105415.2501934-2-jean-philippe@linaro.org> References: <20240607105415.2501934-2-jean-philippe@linaro.org> Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add a way for firmware to tell the OS that ATS is supported by the PCI root complex. An endpoint with ATS enabled may send Translation Requests and Translated Memory Requests, which look just like Normal Memory Requests with a non-zero AT field. So a root controller that ignores the AT field may simply forward the request to the IOMMU as a Normal Memory Request, which could end badly. In any case, the endpoint will be unusable. The ats-supported property allows the OS to only enable ATS in endpoints if the root controller can handle ATS requests. Only add the property to pcie-host-ecam-generic for the moment. For non-generic root controllers, availability of ATS can be inferred from the compatible string. Reviewed-by: Rob Herring Reviewed-by: Liviu Dudau Signed-off-by: Jean-Philippe Brucker --- Documentation/devicetree/bindings/pci/host-generic-pci.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/host-generic-pci.yaml b/Documentation/devicetree/bindings/pci/host-generic-pci.yaml index 3484e0b4b412e..bcfbaf5582cc9 100644 --- a/Documentation/devicetree/bindings/pci/host-generic-pci.yaml +++ b/Documentation/devicetree/bindings/pci/host-generic-pci.yaml @@ -110,6 +110,12 @@ properties: iommu-map-mask: true msi-parent: true + ats-supported: + description: + Indicates that a PCIe host controller supports ATS, and can handle Memory + Requests with Address Type (AT). + type: boolean + required: - compatible - reg From patchwork Fri Jun 7 10:54:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jean-Philippe Brucker X-Patchwork-Id: 13689682 X-Patchwork-Delegate: kw@linux.com Received: from mail-lf1-f49.google.com (mail-lf1-f49.google.com [209.85.167.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 450601862BB for ; Fri, 7 Jun 2024 10:58:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717757898; cv=none; b=WGjLPb+5DVG5idIW7w9GbLbWQxvlcuZnxE/ie/zZbaonb68CCwtW0Dz0FSEBiJAM0u6S0SoZ3ulKzffiUmniPBprJHpVEvdH+gk9S6eY6yNKJ7zZD7AtcjIWdMPgC0q2UGgKurRJcm0AQSf5i3/ghPXWMcDr3ADg5RJEmjVEcRg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717757898; c=relaxed/simple; bh=XeqHKq7C6ItKeEGvPXNfkHtkfptWdfLnGM+VX6C608c=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=chDWo901CLNyYZjnT5E4tpBgCk8G2mDRkyvSAnzFpsd9RlzoeyW8KimWGcY3qkTOc5Ni/n5bJK5srw7g+IkdMmgECg7cp7wmMJCiPo9sIE1NxxTgUx3SRsAhWvVQEZQstHeueLxj76Dokg8etiz7AjeSRPN80i63z2JDaYsHOZ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=vx3CjFUy; arc=none smtp.client-ip=209.85.167.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="vx3CjFUy" Received: by mail-lf1-f49.google.com with SMTP id 2adb3069b0e04-52bc1acb9f0so243760e87.2 for ; Fri, 07 Jun 2024 03:58:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1717757895; x=1718362695; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MDcq5k/0ttuhuW1s9eNFA8PIx5mHSgVIL61fKi53/Ns=; b=vx3CjFUy6iNmAa9XgGwbj7NxdRkyWeyMnkZQQ5H3PnI4O8trS68j0XYZDQ9Or43fgk Z83cmumdKPwsyjNL5rvV0DBwhdnqJb61ufahI2jZXZXjYdKD05JYaWTAmzLc/2gPJ6S+ sJjGB7+YIf+0wJuyYHd8p0uRKTFlAhvzEnfo4A9wEbOFLCBF64eKdKUliNCY5U4DajWA j59LO+FxrTF+8tM9hMP1iS6Ukze1ikv3x20H7a/cIR04ee6uX18YOchga7qqc7fwCeMu aMqC9ziA2s5fu+auwzMBdlbTXYhVxlawsfCDfW+0YiZOCm+YoQhw1E5W23+0jlWvH6V6 6Fjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1717757895; x=1718362695; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MDcq5k/0ttuhuW1s9eNFA8PIx5mHSgVIL61fKi53/Ns=; b=mn9vUqmHtORe7nd4cLPzNtIsvA2tnQlTR4rmvhBDWrJ9mfi71zGxo5R5Hk1DkY1v3S KKLzJGZr3zuD7KWI3L2wSqyGFu6fy6S8u3PhgZkSI6yaP5WWSe5Bx0tU4WW4IyXIIUma O41liruVKpxK7QJHZ36QC6JEqv5BguN2YEndN7MbfWchGE1P+c9frvA5il9KNnZEaEXF sywYdmuxKExcO7rXGumDeGtukVTyYPu7yCYKphLOcpevXbw7VXZV63lRrgi7tCOoqYkn ZpS+cgdMWDdEv6Fqwayp5MzcEkiVctHEfy32ScJi4lvOrtXB7PECl+nz224QMR48ufdg eg1w== X-Forwarded-Encrypted: i=1; AJvYcCVXlsLeUI07QcFY4fuiROMgOgA+Sehj64+kd1U+ooWwxO7BUdiC0LoBOhzhCK8P/UtNlWA9kmrDjmw/Ih7UDuiQmKmd8kUwGxkW X-Gm-Message-State: AOJu0YzGoqQapi6YC3WrgdwgB6ZeYpWQ/dYzhDOfOwxw5lJIh4+LlDiY zf0QpkHvwH2Br//C8PFIYkSHTa/bni2url4+1NC6nFToA8MkGXCi9Wub72GNjzs= X-Google-Smtp-Source: AGHT+IFKBOo5vF96Rp1eu8L7oXMzKFGJxvSnCqz7HcFftnGZ/GajF1ZZWz5V+BiNnKs89U3LBYWGnw== X-Received: by 2002:ac2:52b5:0:b0:52b:b173:7490 with SMTP id 2adb3069b0e04-52bb9fea373mr1207405e87.68.1717757894609; Fri, 07 Jun 2024 03:58:14 -0700 (PDT) Received: from localhost.localdomain ([2.221.137.100]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-35ef5fd1c5fsm3739485f8f.113.2024.06.07.03.58.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Jun 2024 03:58:14 -0700 (PDT) From: Jean-Philippe Brucker To: will@kernel.org, lpieralisi@kernel.org, kw@linux.com, robh@kernel.org, bhelgaas@google.com, krzk+dt@kernel.org, conor+dt@kernel.org, liviu.dudau@arm.com, sudeep.holla@arm.com, joro@8bytes.org Cc: robin.murphy@arm.com, nicolinc@nvidia.com, ketanp@nvidia.com, linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, devicetree@vger.kernel.org, Jean-Philippe Brucker , Jason Gunthorpe Subject: [PATCH v2 2/3] iommu/of: Support ats-supported device-tree property Date: Fri, 7 Jun 2024 11:54:15 +0100 Message-ID: <20240607105415.2501934-4-jean-philippe@linaro.org> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240607105415.2501934-2-jean-philippe@linaro.org> References: <20240607105415.2501934-2-jean-philippe@linaro.org> Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Device-tree declares whether a PCI root-complex supports ATS by setting the "ats-supported" property. Copy this flag into device fwspec to let IOMMU drivers quickly check if they can enable ATS for a device. Tested-by: Ketan Patil Reviewed-by: Jason Gunthorpe Reviewed-by: Liviu Dudau Reviewed-by: Robin Murphy Reviewed-by: Nicolin Chen Signed-off-by: Jean-Philippe Brucker --- drivers/iommu/of_iommu.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/iommu/of_iommu.c b/drivers/iommu/of_iommu.c index 3afe0b48a48db..082b94c2b3291 100644 --- a/drivers/iommu/of_iommu.c +++ b/drivers/iommu/of_iommu.c @@ -105,6 +105,14 @@ static int of_iommu_configure_device(struct device_node *master_np, of_iommu_configure_dev(master_np, dev); } +static void of_pci_check_device_ats(struct device *dev, struct device_node *np) +{ + struct iommu_fwspec *fwspec = dev_iommu_fwspec_get(dev); + + if (fwspec && of_property_read_bool(np, "ats-supported")) + fwspec->flags |= IOMMU_FWSPEC_PCI_RC_ATS; +} + /* * Returns: * 0 on success, an iommu was configured @@ -147,6 +155,7 @@ int of_iommu_configure(struct device *dev, struct device_node *master_np, pci_request_acs(); err = pci_for_each_dma_alias(to_pci_dev(dev), of_pci_iommu_init, &info); + of_pci_check_device_ats(dev, master_np); } else { err = of_iommu_configure_device(master_np, dev, id); } From patchwork Fri Jun 7 10:54:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jean-Philippe Brucker X-Patchwork-Id: 13689683 X-Patchwork-Delegate: kw@linux.com Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD44E1862BF for ; Fri, 7 Jun 2024 10:58:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717757899; cv=none; b=h6kE7E4cuavDhE/Abk5iIYPLlKGhBNFDFI9VRXDO1H0uGE3KTdyzQUq3erxr/X4GJtnWCpuOKB4PMTfqx3ktTh6Z1tM2V3qTodCL0D8/zmXBVPR6x+kLyFEXLNsQ+U3YE/yHHa7J86gRwb11rPZbpucJxr0FUmFVFdlqFy+1uXE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717757899; c=relaxed/simple; bh=O41O/1MskzYdTSPlRhjh40nzcnbFdwsOlCE890eRNOg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=LdQGaSMDDZ4phSFfCHpKOJ25wv8iT0NSKr4j0zSBEuoJEE5Y+qsZKGIs1yiEH6ckI4Xy8GbA4OGWQ+y431babJmBzo/ojQfbS7Ckz5UXPPd4g2jhkRiQLiapZH5Peg++g6o5YgfAec/V0yBK0eu6MswSvgH5xMdRVhlJF6l7RG8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=MBS/bdXt; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="MBS/bdXt" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-35e573c0334so1796249f8f.1 for ; Fri, 07 Jun 2024 03:58:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1717757896; x=1718362696; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=bjEqBh5QuB3m0cSYJF5Sevhh+bm02dLUsdiKcr4Stbk=; b=MBS/bdXtlEAlqZv9G5/y4Fs48irk8t1uVoqz7pB4ukvt4JAFTGA3cMY9rv3wUesGYj OoODXtkDiT/sF8M6Rz98mblL8QUtQC9fYq5TJ8mPafbuxVXxWWOBXJW9rKKWXyV7ce2d VTlgpqdhGAcv9gsJW3hWiDP0hkW6bAlNi1x2osLDngltsesVBhbzjfsNojK9yJA+HQSt DR6qIo5wAyFUcsk2tsjjOtZJ2zBKWaM4ugczjv55KjHSGzIhfFtXZeXqjkvNXs9s1prZ kCnldbHuohzC5dmgfo3LbJgX1uhfulFoBKDMLlUaaMYFL7Q4yQXJ8iANdGVPGrlIGWdO o4kg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1717757896; x=1718362696; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=bjEqBh5QuB3m0cSYJF5Sevhh+bm02dLUsdiKcr4Stbk=; b=nHbtMAiWlZheuw4J8nvxcFJMWuRVh3GEDDy/9a1IVITWs9lWKgOqiIWltX3h1dP2Ux doqg6VxNqdg5iXDB9cogQVLkTW79SA7/kYyKHtLuX2YeOc0THutzdITn+rxkXPsvoN6w Fty7GpgRmrau4zef7D47HGOfx2zcEP44iCEKIsIIH+5xt6qZ5SSnIK039iY+oVjCtB4M 3A98iNq+vCXmn3Zci3NORWRtzErD7SvvM5+CUdlnZ6WTOxe9roLr+g9FmjzO9L+6CPAd xiciJ3IJHYjEJWTf5zWi1EZxglcZQ7C2PxN3Fu7VMnphWOQkRbz4BnNcEL7PxMwcX5Vo yEgg== X-Forwarded-Encrypted: i=1; AJvYcCXhCcESfC7WnX9duEh6oKquFu7dqANfJeDsKWXxy3XK4R6MjhfcYcaA5giFxaU/36RGExP/Iq4XThUcD54bqR8YxdAK5PbtTE5Y X-Gm-Message-State: AOJu0YwyqadB+0ef6jx2zqyd0R2KheOYRlYdqpuOBuxJPrCHUyNJJ2c/ 60qbET/ix3hdaGHdeeoOFn+zSxxP3ODOoE5//HcVcVDTWkP71C06hUgs4ZtWYf4= X-Google-Smtp-Source: AGHT+IFX4FLgpNJ8GaYxoZxGPgBzPu85Hq8iJpZp9pD83eICpSj6uwNOOa6+5UgHkLP9J9gGJbKS8w== X-Received: by 2002:a5d:5090:0:b0:35e:ec8f:cb3d with SMTP id ffacd0b85a97d-35ef0926828mr4809560f8f.0.1717757896329; Fri, 07 Jun 2024 03:58:16 -0700 (PDT) Received: from localhost.localdomain ([2.221.137.100]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-35ef5fd1c5fsm3739485f8f.113.2024.06.07.03.58.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Jun 2024 03:58:16 -0700 (PDT) From: Jean-Philippe Brucker To: will@kernel.org, lpieralisi@kernel.org, kw@linux.com, robh@kernel.org, bhelgaas@google.com, krzk+dt@kernel.org, conor+dt@kernel.org, liviu.dudau@arm.com, sudeep.holla@arm.com, joro@8bytes.org Cc: robin.murphy@arm.com, nicolinc@nvidia.com, ketanp@nvidia.com, linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, devicetree@vger.kernel.org, Jean-Philippe Brucker Subject: [PATCH v2 3/3] arm64: dts: fvp: Enable PCIe ATS for Base RevC FVP Date: Fri, 7 Jun 2024 11:54:16 +0100 Message-ID: <20240607105415.2501934-5-jean-philippe@linaro.org> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240607105415.2501934-2-jean-philippe@linaro.org> References: <20240607105415.2501934-2-jean-philippe@linaro.org> Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Declare that the host controller supports ATS, so the OS can enable it for ATS-capable PCIe endpoints. Acked-by: Sudeep Holla Signed-off-by: Jean-Philippe Brucker --- arch/arm64/boot/dts/arm/fvp-base-revc.dts | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/boot/dts/arm/fvp-base-revc.dts b/arch/arm64/boot/dts/arm/fvp-base-revc.dts index 60472d65a3557..85f1c15cc65d0 100644 --- a/arch/arm64/boot/dts/arm/fvp-base-revc.dts +++ b/arch/arm64/boot/dts/arm/fvp-base-revc.dts @@ -243,6 +243,7 @@ pci: pci@40000000 { iommu-map = <0x0 &smmu 0x0 0x10000>; dma-coherent; + ats-supported; }; smmu: iommu@2b400000 {