From patchwork Tue Aug 6 22:42:22 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13755392 Received: from mail-qt1-f173.google.com (mail-qt1-f173.google.com [209.85.160.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 744F517332C; Tue, 6 Aug 2024 22:42:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722984158; cv=none; b=N61cwPA+4vZDG4oH5RWfRIiX74vvJKwsc5OFXJ0x/Zs0pszvzgdMbZFQIIxNk8gJUYb1R1GQlQKdwt+9iww9T6RtBJULB50HPVG2di4vJBs6vV1wxx/sumOJWU676hohlr1BCqOrAcaP9FlcWmzJ+L+iFUqw6WH5XX/k29W9fFk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722984158; c=relaxed/simple; bh=voxw/5qdH+KKHuYuIwdp4KZaP7ZzV8wvB/yf3hjI1vE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mW4tseKAoMcS09CT284Ukkq+SArCtt69DLfNzLEFL1gEZSMu3PGpME6Sc21eix8QGTPQX5xT9U1folVt8qg+c4EJv6f7rKZHO728+zqj1Ey+RtDNyyllKj6feibPM5NlQHg2NsazWVTGzbKvM5WPRyRoAJGRKgVo5txk02IpcYA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=FnyhE4rS; arc=none smtp.client-ip=209.85.160.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="FnyhE4rS" Received: by mail-qt1-f173.google.com with SMTP id d75a77b69052e-4519383592aso7003291cf.3; Tue, 06 Aug 2024 15:42:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1722984156; x=1723588956; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1plFg7k0OwUeXn7Xr1jXo6ZH5zyecFB+iDakRSlIaA8=; b=FnyhE4rSnz42o4FfzZzvGi5BJ8jeCyOc2QvlvZOwiTgtRJoMAUhjPhiA4RU8YHZtAz wdrVm8aof7mT0WdC3oqtC52aTAtRMe8mC7/U7u9Xp0+jroIUjooTBYWC8turtd3xwnx3 GtxUS+EJQx/1DzZskPemnBjlbT+A3KIFPWurebQx7mM4Cz1kI/wbhvCzG5VUkzF5tdR5 7J3aSpMoFSpwffQkdG5IFjHTDzvGRW58Yl52/KzPnH2pQ3I1bcs+OPLz+1ZIsCOiXBNu 5ta+NqjWVm7haZZtDXRVY1TZmK95xyxVPlKP314kBMPjiheDWA4MlQvEORZ5NDWm2dNW wJlQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1722984156; x=1723588956; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1plFg7k0OwUeXn7Xr1jXo6ZH5zyecFB+iDakRSlIaA8=; b=Uaw+gM6dLesKP103yvs/5RBbA6V1vvnhiJeZ3dDYuDEnaZH9/HAp7YQyp6bxVIVXxs WIBLk8G+mos4Guw7ERKSS3QDlGCWnUOwPU6e16ePF8LSi8TFOyyMjVIhNvBFRctMxD5g iI202U3s1UYf4jTUIk7MchuL5yecyPUrPSKN4PgVPOpm9LyatJ3eYz8lUfc7UnB5aGXb 00W0IkQ6ZycZgsbctsmj+DYvfYGeDyjN014FRsOjQrkfUXtuEj+qFlAjXPVJNVHxiDsC SPH5PfYFwzRk8NhjgVRQmVnzT0FTdy3mhsOp9DJRI3ZofaH8Lyl4Q55Ql0qoAHPNpxlj /y5Q== X-Forwarded-Encrypted: i=1; AJvYcCX8sXHcr3FneY+9Pq2rWUrFvcjOfxxdZgiuRXYK8H1fVGeBWsxtPi7vRFJ0wd6TFGhPK0jJ4UeQmpw1iiPX+62wOlIeXcgIUKqF3ip4g1F/w6HOWLdhxWR2yvwzuPaNBGYx3L8jVY+0Clg0tUp/PftB5iygt1Vdx+TVVvVqnsejHYHoLeiSN6oIjjoCtJeB+iUfd/QR6uo7dyr4gXwEoYgdPQ== X-Gm-Message-State: AOJu0Ywb04SVT0vbMIKvK5br7tFZCjTGQ6BO/Os+sih9emOv/GIE9C6d 4RLqQNY3ZRwqUw1wJsAALGzF5Hz3FuCc2eAXrY9QLx+qYbMLxHI/9B9tIGoD X-Google-Smtp-Source: AGHT+IEd+GC6M1pKZ0nG+wdIl2mt/DSGsD6Kh2u6Cpd0rQBbgKoovwBJmcmv6F3eUvNKTvTlnN+5KA== X-Received: by 2002:ac8:5a8c:0:b0:447:e5e9:5928 with SMTP id d75a77b69052e-45189294be1mr211224841cf.48.1722984156183; Tue, 06 Aug 2024 15:42:36 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200:324c:b818:b179:79b]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-451c87ffa80sm261651cf.86.2024.08.06.15.42.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Aug 2024 15:42:35 -0700 (PDT) From: Richard Acayan To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Bjorn Andersson , Konrad Dybcio , linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-media@vger.kernel.org Cc: Richard Acayan Subject: [PATCH 1/4] dt-bindings: i2c: qcom-cci: Document SDM670 compatible Date: Tue, 6 Aug 2024 18:42:22 -0400 Message-ID: <20240806224219.71623-8-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240806224219.71623-7-mailingradian@gmail.com> References: <20240806224219.71623-7-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The CCI on the Snapdragon 670 is the interface for controlling camera hardware over I2C. Add the compatible so it can be added to the SDM670 device tree. Signed-off-by: Richard Acayan Reviewed-by: Bryan O'Donoghue --- Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml b/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml index c33ae7b63b84..49fa8304fe4c 100644 --- a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml +++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml @@ -27,6 +27,7 @@ properties: - enum: - qcom,sc7280-cci - qcom,sc8280xp-cci + - qcom,sdm670-cci - qcom,sdm845-cci - qcom,sm6350-cci - qcom,sm8250-cci From patchwork Tue Aug 6 22:42:23 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13755393 Received: from mail-oo1-f50.google.com (mail-oo1-f50.google.com [209.85.161.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0F008174EDB; Tue, 6 Aug 2024 22:42:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.161.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722984160; cv=none; b=orRDbh34W1D19HYaYgjQD8GOQgdRWyFkQo1Ncc2G/YQZoJYBPycwjkg3Yak1tkk4zajfSGNzuV7cEiBr/8VV6z4hST8XWs9z1SasccsUWh6cWqRkP8wD+CGUAIqlD1OYnVe9lRycmfTW4+WF2LxGL3iziEA5HZbdiW/YJLzbUpI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722984160; c=relaxed/simple; bh=8bctoAvT7pZQ8R4durCBntOt3MEfpWg6QccBHopJ5Zc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=UYR5Ak/oLjtJ/iSrBJKotjFJcCcY0ciWDqsK2OXicUZhptorW5+fF5CokrTGkyqd5ZqEe9jEHU1Jagmdfl0RB1zGJftm+AANhv9FF1AuBTxmHmefH6XJekaqFx6cgguv0JJwfJAeiZhq/JMx68LF2sTK7xsWkE6PQBaMTUssPSY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dUinmh4Z; arc=none smtp.client-ip=209.85.161.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dUinmh4Z" Received: by mail-oo1-f50.google.com with SMTP id 006d021491bc7-5c6661bca43so631951eaf.0; Tue, 06 Aug 2024 15:42:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1722984158; x=1723588958; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1Xejg4yK9/46bzQfIUbH4G5OGkJqvsOtZELZYOC1evo=; b=dUinmh4ZFcOP6sIDNQ6ox9Kguk3k+V13eeUS/k+O/srcZPi4Yi7BGYeSfR+uByVg8N rzDtFvvxD1BWeaakNSh//idmJLeciQJwuJ6nz7SwMJBdMY+76vsDpCVPKVwn/9EpcQvm KXEpvUjnkbWpEonbfHCM9XSAeT2c9KH73DOEGM45kOanQyxRLZAfjszn/fTJdl/0Gq/x Wke6p9QvCYVH8l2E7y3RJWxbtPOi+O69PNpY0Z2hDldspgf62mFAu3oDRzCR9lrIRTKp QFlf50oZQO4bAuN5dXWelzajWvvuCqUcdTporRg9j/NHBookDECht7X3O/J8OrQzAgXu QaQw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1722984158; x=1723588958; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1Xejg4yK9/46bzQfIUbH4G5OGkJqvsOtZELZYOC1evo=; b=GAkJAGm6HA25jO1N68gsFunVzc09c3Zoc+YAezMrXlIggxS7Zjxyq5cWsk7stOK0TZ iGQ9iv5gLrHwfKsvHGIYNhYacKa/xKM9W6c5YWR3JwED07XhIqvcj313VasvhtiAaX3j LKPm+yPnhrdbVtQvdtwPNmSVHd1Pbihv2VRniFB9e2RtjrVpxMT2YXJid8dhvopn04Jl VrmdQbm6inSZCLxYHEYnSOs0qACgkrEVS1M3KGa097xg0r4JiYyUqouARSkaYml2520M w4t/YKYWcl3HUHkkROhnkL9XrsAfU+xHOcB8pLIsB+E8SHYrK4CQQbsY76rONhc0P0be m4jQ== X-Forwarded-Encrypted: i=1; AJvYcCXwlOrqmirGW+utGS0ygGrAW+yEeIKP2GGnecDmS6FY0DP7SqlvjO7wYFuQ4rixkmxqNgBuja3s73BicKdrBRY8Tfz+gamMivpNs5ET8Ce9gZC9+OTfeKqLg4mBYdcaW9KXhlTiJhLFXhGWYRmaMJ69r/SiOuE2LvScprGzfWMy6RodKswW0iGhziabMVT1TfkxAJjiLIgeGkhj0o74O02k8w== X-Gm-Message-State: AOJu0YxL0Dy4zgEZ2RDwKVgTvmmE8DkoApFhi3mjNMuazngalsXdGmYx IJWcNs1s6SMyoi0x4Ymg5yXL0tfe6Stm98zM+739xxxw2DBdqPwG X-Google-Smtp-Source: AGHT+IGhDQWfgonbTyLDa+6xN/nMSkWWG69eXMoe+MsJfiuqaAt4ZnTtFfZbNG5q7L7/T9noP5j6pA== X-Received: by 2002:a05:6358:939d:b0:1aa:c492:1d34 with SMTP id e5c5f4694b2df-1af3bb5a5cbmr2410747655d.23.1722984157890; Tue, 06 Aug 2024 15:42:37 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200:324c:b818:b179:79b]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-6bb9c79f3f8sm50960906d6.57.2024.08.06.15.42.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Aug 2024 15:42:37 -0700 (PDT) From: Richard Acayan To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Bjorn Andersson , Konrad Dybcio , linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-media@vger.kernel.org Cc: Richard Acayan Subject: [PATCH 2/4] dt-bindings: media: camss: Add qcom,sdm670-camss Date: Tue, 6 Aug 2024 18:42:23 -0400 Message-ID: <20240806224219.71623-9-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240806224219.71623-7-mailingradian@gmail.com> References: <20240806224219.71623-7-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add the camera subsystem for the Snapdragon 670. Adapted from SC8280XP camera subsystem. Signed-off-by: Richard Acayan Reviewed-by: Bryan O'Donoghue --- .../bindings/media/qcom,sdm670-camss.yaml | 353 ++++++++++++++++++ 1 file changed, 353 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml diff --git a/Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml b/Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml new file mode 100644 index 000000000000..543fad1b5cd7 --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,sdm670-camss.yaml @@ -0,0 +1,353 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) + +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/qcom,sdm670-camss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SDM670 Camera Subsystem (CAMSS) + +maintainers: + - Richard Acayan + +description: + The CAMSS IP is a CSI decoder and ISP present on Qualcomm platforms. + +properties: + compatible: + const: qcom,sdm670-camss + + clocks: + maxItems: 33 + + clock-names: + items: + - const: camnoc_axi + - const: cpas_ahb + - const: cphy_rx_src + - const: csi0 + - const: csi0_src + - const: csi1 + - const: csi1_src + - const: csi2 + - const: csi2_src + - const: csiphy0 + - const: csiphy0_timer + - const: csiphy0_timer_src + - const: csiphy1 + - const: csiphy1_timer + - const: csiphy1_timer_src + - const: csiphy2 + - const: csiphy2_timer + - const: csiphy2_timer_src + - const: gcc_camera_ahb + - const: gcc_camera_axi + - const: slow_ahb_src + - const: soc_ahb + - const: vfe0_axi + - const: vfe0 + - const: vfe0_cphy_rx + - const: vfe0_src + - const: vfe1_axi + - const: vfe1 + - const: vfe1_cphy_rx + - const: vfe1_src + - const: vfe_lite + - const: vfe_lite_cphy_rx + - const: vfe_lite_src + + interrupts: + maxItems: 9 + + interrupt-names: + items: + - const: csid0 + - const: csid1 + - const: csid2 + - const: csiphy0 + - const: csiphy1 + - const: csiphy2 + - const: vfe0 + - const: vfe1 + - const: vfe_lite + + iommus: + maxItems: 4 + + power-domains: + items: + - description: IFE0 GDSC - Image Front End, Global Distributed Switch Controller. + - description: IFE1 GDSC - Image Front End, Global Distributed Switch Controller. + - description: Titan Top GDSC - Titan ISP Block, Global Distributed Switch Controller. + + power-domain-names: + items: + - const: ife0 + - const: ife1 + - const: top + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + description: + CSI input ports. + + properties: + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data from CSIPHY0. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + maxItems: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + port@1: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data from CSIPHY1. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + maxItems: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + port@2: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data from CSIPHY2. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + clock-lanes: + maxItems: 1 + + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - clock-lanes + - data-lanes + + reg: + maxItems: 9 + + reg-names: + items: + - const: csid0 + - const: csid1 + - const: csid2 + - const: vfe0 + - const: csiphy0 + - const: vfe1 + - const: csiphy1 + - const: vfe_lite + - const: csiphy2 + + vdda-phy-supply: + description: + Phandle to a regulator supply to PHY core block. + + vdda-pll-supply: + description: + Phandle to 1.8V regulator supply to PHY refclk pll block. + +required: + - clock-names + - clocks + - compatible + - interconnects + - interconnect-names + - interrupts + - interrupt-names + - iommus + - power-domains + - power-domain-names + - reg + - reg-names + - vdda-phy-supply + - vdda-pll-supply + +additionalProperties: false + +examples: + - | + soc { + #address-cells = <2>; + #size-cells = <2>; + + camss { + compatible = "qcom,sdm670-camss"; + + reg = <0 0x0ac65000 0 0x1000>, + <0 0x0ac66000 0 0x1000>, + <0 0x0ac67000 0 0x1000>, + <0 0x0acaf000 0 0x4000>, + <0 0x0acb3000 0 0x1000>, + <0 0x0acb6000 0 0x4000>, + <0 0x0acba000 0 0x1000>, + <0 0x0acc4000 0 0x4000>, + <0 0x0acc8000 0 0x1000>; + reg-names = "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "csid0", + "vfe1", + "csid1", + "vfe_lite", + "csid2"; + + interrupts = , + , + , + , + , + , + , + , + ; + interrupt-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "vfe1", + "vfe_lite"; + + clocks = <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CPHY_RX_CLK_SRC>, + <&camcc CAM_CC_IFE_0_CSID_CLK>, + <&camcc CAM_CC_IFE_0_CSID_CLK_SRC>, + <&camcc CAM_CC_IFE_1_CSID_CLK>, + <&camcc CAM_CC_IFE_1_CSID_CLK_SRC>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK_SRC>, + <&camcc CAM_CC_CSIPHY0_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK_SRC>, + <&camcc CAM_CC_CSIPHY1_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK_SRC>, + <&camcc CAM_CC_CSIPHY2_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK_SRC>, + <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_AXI_CLK>, + <&camcc CAM_CC_SLOW_AHB_CLK_SRC>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_IFE_0_AXI_CLK>, + <&camcc CAM_CC_IFE_0_CLK>, + <&camcc CAM_CC_IFE_0_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_0_CLK_SRC>, + <&camcc CAM_CC_IFE_1_AXI_CLK>, + <&camcc CAM_CC_IFE_1_CLK>, + <&camcc CAM_CC_IFE_1_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_1_CLK_SRC>, + <&camcc CAM_CC_IFE_LITE_CLK>, + <&camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_LITE_CLK_SRC>; + clock-names = "camnoc_axi", + "cpas_ahb", + "cphy_rx_src", + "csi0", + "csi0_src", + "csi1", + "csi1_src", + "csi2", + "csi2_src", + "csiphy0", + "csiphy0_timer", + "csiphy0_timer_src", + "csiphy1", + "csiphy1_timer", + "csiphy1_timer_src", + "csiphy2", + "csiphy2_timer", + "csiphy2_timer_src", + "gcc_camera_ahb", + "gcc_camera_axi", + "slow_ahb_src", + "soc_ahb", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe0_src", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe1_src", + "vfe_lite", + "vfe_lite_cphy_rx", + "vfe_lite_src"; + + iommus = <&apps_smmu 0x808 0x0>, + <&apps_smmu 0x810 0x8>, + <&apps_smmu 0xc08 0x0>, + <&apps_smmu 0xc10 0x8>; + + power-domains = <&camcc IFE_0_GDSC>, + <&camcc IFE_1_GDSC>, + <&camcc TITAN_TOP_GDSC>; + power-domain-names = "ife0", + "ife1", + "top"; + + vdda-phy-supply = <&vreg_l1a_1p225>; + vdda-pll-supply = <&vreg_l8a_1p8>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + #address-cells = <1>; + #size-cells = <0>; + + csiphy_ep0: endpoint { + reg = <0>; + clock-lanes = <7>; + data-lanes = <0 1 2 3>; + remote-endpoint = <&front_sensor_ep>; + }; + }; + }; + }; + }; From patchwork Tue Aug 6 22:42:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13755394 Received: from mail-qv1-f47.google.com (mail-qv1-f47.google.com [209.85.219.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 979C2175D21; Tue, 6 Aug 2024 22:42:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722984162; cv=none; b=MnZ0jlPGsf+dYNirArvpaGZcKL4ahilNM/nsdSoO1t4gRhffVx0qrwLAtE/Ww+PPpYNFNpkziPCHK212obIVhA3h0TOEC+WmIImDfhxa/aSsT0TvMXdLWKHDJIbuMbT3zIz44+kBD+MaUcBPorEf/hyd2PUgW3mKaKNvwtKBs6Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722984162; c=relaxed/simple; bh=JD65QhhS2GNmy/gsR4vu7OnVWBLxVRvukOmTkM+/qqo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NKfM0fgNwfOLaVSAYKXnDJp6Bcl3xDTPTAFry3ocgbmaO7c3knpHRKcuZyGg1jZrWOtAqMBpO0NollF9Hc1Lp2I+pga6SlxyiOAQRENscXnJOYr1lJ+2/6RzeHEN0SemFmCanFIt1xQJS7sM2QbpP4c8JS7nJ+VPTX9SYfo/Qf0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iZ7FsKQt; arc=none smtp.client-ip=209.85.219.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iZ7FsKQt" Received: by mail-qv1-f47.google.com with SMTP id 6a1803df08f44-6bb96ef0e8eso6226096d6.2; Tue, 06 Aug 2024 15:42:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1722984159; x=1723588959; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=l2925GRRJ9m1RDrCiaR9cDRWsy0ctheOrV6RSsHpFzA=; b=iZ7FsKQtYrIO2ifEhDEU0fieprpKb/I4Q0B6auQeKSnaMMArErsk7gYKF+A5MqiS3Q 0hrtRD+KaVPrY8f/pWo+OZK+lvL/Wslxf492AMdsVOzGVQtnG9vKudTcqU+rbCVHWhGH dalqY4x4pulk9gchnmufZzHvW0NAi+Cijs/KW6Ml/yzI4ds9lh3aApT/4Ko1+9kgV7K3 VB/mDU/HFgTz1yoxWiO7ktGWgRpmUnb0XU6ZJmqro/fIAdIKF5Bjv1khCYmUjyZrScBD hJjv5e3/pyQ4SC2kMoXBrr5MGBc9kM5Re5Bp18a8Ih2Ux/1bvpSN5cxNoi9SIVCKAGOD 0/mQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1722984159; x=1723588959; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=l2925GRRJ9m1RDrCiaR9cDRWsy0ctheOrV6RSsHpFzA=; b=p09cG54UGmHpPMhH3RdZLv8Wq7KyoJPcpa+9Kd5BGNpZuZUcGvGslU9Yg0IhwZ//1W NNJ9H2iY2humgINusPcEYYzktSflkNNN0pCaEkEX1qCoRJJrCdN/7VQbltMQgJzj2a5A ssthTC9QhOI0XoYIjTU1boqNkYzmRuAR/8AvSxNytaN0b4QHmauMYJdSavTB9vmSzJ/k 0y25OxNYS+pvWRl9AmbTCQHPZId1fofyTPJFLXsbNrKD/JkCC7qzN/Tsw/NdEhmfNJko UPpNd9wsuJWKC9asHqftj7x0m0WzuNP+rTv/YaUAllyXB7KtXZ/SEv3uw4Jrwprw69iR wn3A== X-Forwarded-Encrypted: i=1; AJvYcCUhuoEvoqXoI2jbNNKGL//G+QUA+tQTSlAEF9pBXbXnGtItLccuWQlrOI99tZNqmiOXVZ8hE4gDFU9k99BnY36H9kIMr7pXja1Kqpb+gGheUWOfMjTCvrRuulonL9lfKJBO3rl1NarF7OyaIKJ2bwTmUsco8huejxMlUD/Jl2Vs3TUmbdWRoASh4NfdEUAgbYHiTuxxOsTBt+qKJuv9yJH7bg== X-Gm-Message-State: AOJu0YxVkX4lIF/Au6xcs6JSZLR0JgNju7am6HGDZMLYn2fH41PPht3x 6JnigCW+ESJezkKzz5RSleqonkq8oyiPt2VVX8SRlfP0w9faexV1 X-Google-Smtp-Source: AGHT+IEpzeD5r/lMF2FbbHLtQ44AXWOfvhMCq8UP2+JRGGdrmOcPVCcYQQBYMARmlwWaVxPsfopfKA== X-Received: by 2002:a05:6214:3117:b0:6b5:e74a:8ad3 with SMTP id 6a1803df08f44-6bb983cfee2mr193478116d6.13.1722984159501; Tue, 06 Aug 2024 15:42:39 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200:324c:b818:b179:79b]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-6bb9c760418sm51064026d6.18.2024.08.06.15.42.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Aug 2024 15:42:39 -0700 (PDT) From: Richard Acayan To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Bjorn Andersson , Konrad Dybcio , linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-media@vger.kernel.org Cc: Richard Acayan Subject: [PATCH 3/4] media: camss: add support for SDM670 camss Date: Tue, 6 Aug 2024 18:42:24 -0400 Message-ID: <20240806224219.71623-10-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240806224219.71623-7-mailingradian@gmail.com> References: <20240806224219.71623-7-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The camera subsystem for the Snapdragon 670 is like on SDM845, but with 3 CSIPHY ports instead of 4. Add support for the SDM670 camera subsystem. Signed-off-by: Richard Acayan Reviewed-by: Bryan O'Donoghue --- drivers/media/platform/qcom/camss/camss.c | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/drivers/media/platform/qcom/camss/camss.c b/drivers/media/platform/qcom/camss/camss.c index 51b1d3550421..05a47b82c012 100644 --- a/drivers/media/platform/qcom/camss/camss.c +++ b/drivers/media/platform/qcom/camss/camss.c @@ -2403,6 +2403,17 @@ static const struct camss_resources sdm660_resources = { .link_entities = camss_link_entities }; +static const struct camss_resources sdm670_resources = { + .version = CAMSS_845, + .csiphy_res = csiphy_res_845, + .csid_res = csid_res_845, + .vfe_res = vfe_res_845, + .csiphy_num = 3, + .csid_num = ARRAY_SIZE(csid_res_845), + .vfe_num = ARRAY_SIZE(vfe_res_845), + .link_entities = camss_link_entities +}; + static const struct camss_resources sdm845_resources = { .version = CAMSS_845, .csiphy_res = csiphy_res_845, @@ -2447,6 +2458,7 @@ static const struct of_device_id camss_dt_match[] = { { .compatible = "qcom,msm8916-camss", .data = &msm8916_resources }, { .compatible = "qcom,msm8996-camss", .data = &msm8996_resources }, { .compatible = "qcom,sdm660-camss", .data = &sdm660_resources }, + { .compatible = "qcom,sdm670-camss", .data = &sdm670_resources }, { .compatible = "qcom,sdm845-camss", .data = &sdm845_resources }, { .compatible = "qcom,sm8250-camss", .data = &sm8250_resources }, { .compatible = "qcom,sc8280xp-camss", .data = &sc8280xp_resources }, From patchwork Tue Aug 6 22:42:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Acayan X-Patchwork-Id: 13755395 Received: from mail-ot1-f47.google.com (mail-ot1-f47.google.com [209.85.210.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F3D76174EDB; Tue, 6 Aug 2024 22:42:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722984163; cv=none; b=AHtrq2FpY3CBLWKR236qq50weU60Tm+cteRbav3P0H2RgYROr1vx7Oqj5wY8ObY34BrhtVtQsgO0RjyqT3Armts2FnPzxNPAbfkbfwu3CDgT6MzGZO23625gIY7JlrQisFhqXCTD8149JbtBUg4GYYCv6oEoVBQJ/yR1+exC6lI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1722984163; c=relaxed/simple; bh=XJOCe/JiSz1vZpcIqEMQ/lx0AYlZnYYYKinT5FjAkL4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dLs6heAyPBBObm7XUTMfD/8J+FXxWY7NORZRCPz1MK4Sa7RCtih/02pj4zPdaCayEKbjl7h+fsyQ1vp+jY/BCiPZx1iJPq/5fbCT2c/gmwRJkDWbDuMHxsZ4ir8qHzpIegsP+8qzw7r98CpljM5HpktPGut/WM7AuZNNF4zWebA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JP94BFlm; arc=none smtp.client-ip=209.85.210.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JP94BFlm" Received: by mail-ot1-f47.google.com with SMTP id 46e09a7af769-7093abb12edso708240a34.3; Tue, 06 Aug 2024 15:42:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1722984161; x=1723588961; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=aTK25qGEFF6ac4kxh1mLRl3zdqgy/GtWCM4odCganzA=; b=JP94BFlmDo3TP+HrgIgOW5rftzQDIIUyAJT1ovhlTRoUEn+qulhodF0L6ao1od6ICj /oi/RtAxeNtQMPjBdwFrO/lYCfp1+5z5mO87nAmSkccCM+WySp/CvbV1sD+JX32ra0A9 LFa/PoFR3wGcAidqRCdgtJB7YVx/vb/l5Z6gW170XObryOExManWekqay0DcmJi5zTx0 s1v9uCdUPLQ3Vatoe71KBbdarSyYRSrh07gr27KJXSnOhx86n7OvhzaztsuZWPxrH0tc UoI0AYkFVkj8dBz9ESswvpnOTezJoF+xsjNdQxSuBBJb+mXxJTScVEOpXpmk5aHYbkA1 HE4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1722984161; x=1723588961; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=aTK25qGEFF6ac4kxh1mLRl3zdqgy/GtWCM4odCganzA=; b=W5MnQCYhYY9SgNMTn4Rq5+ouUVcpSZSXU1QR7zneRXktzKNSCb3LlJXSOdV3W7Xi9X S5rk92aJPQ5SrZOMFWNjz2OoVADXfhSm9CGvf9JSfPvAgZs83l709ZrQxAZnCH4Bfggy iD5m84lTGXIVpOpOfkZgGtQIvqJR5H/zEcXTbet+lNVv2lM8Vf58VFgG1bCuwFqn4Q9x 8zPqDXU5dR8J9WZfVtg+MdrIunAVseBbNR0Qyj4abOKoHIScuzRJI9O2ascf/MSugfzn kbWhcghQsIy1vf61Ntd70E6HJP3BtuSe/xb+/Y0y8ZBaqKXrLdlfOwK4IgmMr6vROTbV IaDg== X-Forwarded-Encrypted: i=1; AJvYcCXoSZ16d49Xf2L6CLVbCJlV2ncW3VmWPGEbqoMsAu9OCz6b/133aGYgzpkR3//rJR8LyMbIlX9kb/yGIpBjklHJG0RmvW8MaD3cV9IWxmBn9i0VOQOIQQ9AkDSRngaEP1DkMGNF7Su8lsWnXrEiJvhDh2FDVlCQY+hVsrvXKuXTAzSyEhCgIEBNaC8Yz2XxHi9OrGOXfVcMdOmkP7CHJNzKYg== X-Gm-Message-State: AOJu0YzRiZVEo4AYvzkqDoA38T1R1iico00u+fkKagV3b7YlgsmXvR59 O+mpbPzHEgn/2kqrapuAc3TceC2cgBrtI5PBZb+d7ctPvb3DgEEz X-Google-Smtp-Source: AGHT+IHEu91KJMJzTGW88X4s2/6wIA2k2NAoYgo3bY9dD2UtsMiQ+kz7eKpqM9S/jBK4uaZ+o5hsvA== X-Received: by 2002:a05:6830:f85:b0:703:6003:11f4 with SMTP id 46e09a7af769-709b3238e28mr18915739a34.14.1722984161064; Tue, 06 Aug 2024 15:42:41 -0700 (PDT) Received: from localhost ([2607:fea8:52a3:d200:324c:b818:b179:79b]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7a3785e2a79sm4072085a.46.2024.08.06.15.42.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Aug 2024 15:42:40 -0700 (PDT) From: Richard Acayan To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Todor Tomov , "Bryan O'Donoghue" , Mauro Carvalho Chehab , Bjorn Andersson , Konrad Dybcio , linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-media@vger.kernel.org Cc: Richard Acayan Subject: [PATCH 4/4] arm64: dts: qcom: sdm670: add camss and cci Date: Tue, 6 Aug 2024 18:42:25 -0400 Message-ID: <20240806224219.71623-11-mailingradian@gmail.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20240806224219.71623-7-mailingradian@gmail.com> References: <20240806224219.71623-7-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add the camera subsystem and CCI used to interface with cameras on the Snapdragon 670. Signed-off-by: Richard Acayan --- arch/arm64/boot/dts/qcom/sdm670.dtsi | 222 +++++++++++++++++++++++++++ 1 file changed, 222 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm670.dtsi b/arch/arm64/boot/dts/qcom/sdm670.dtsi index 187c6698835d..3ab5ecbf2faf 100644 --- a/arch/arm64/boot/dts/qcom/sdm670.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm670.dtsi @@ -6,6 +6,7 @@ * Copyright (c) 2022, Richard Acayan. All rights reserved. */ +#include #include #include #include @@ -1168,6 +1169,34 @@ tlmm: pinctrl@3400000 { gpio-ranges = <&tlmm 0 0 151>; wakeup-parent = <&pdc>; + cci0_default: cci0-default-state { + pins = "gpio17", "gpio18"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-up; + }; + + cci0_sleep: cci0-sleep-state { + pins = "gpio17", "gpio18"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-down; + }; + + cci1_default: cci1-default-state { + pins = "gpio19", "gpio20"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-up; + }; + + cci1_sleep: cci1-sleep-state { + pins = "gpio19", "gpio20"; + function = "cci_i2c"; + drive-strength = <2>; + bias-pull-down; + }; + qup_i2c0_default: qup-i2c0-default-state { pins = "gpio0", "gpio1"; function = "qup0"; @@ -1400,6 +1429,199 @@ spmi_bus: spmi@c440000 { #interrupt-cells = <4>; }; + cci: cci@ac4a000 { + compatible = "qcom,sdm670-cci", "qcom,msm8996-cci"; + #address-cells = <1>; + #size-cells = <0>; + + reg = <0 0x0ac4a000 0 0x4000>; + interrupts = ; + power-domains = <&camcc TITAN_TOP_GDSC>; + + clocks = <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_SLOW_AHB_CLK_SRC>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_CLK>, + <&camcc CAM_CC_CCI_CLK_SRC>; + clock-names = "camnoc_axi", + "soc_ahb", + "slow_ahb_src", + "cpas_ahb", + "cci", + "cci_src"; + + assigned-clocks = <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CCI_CLK>; + assigned-clock-rates = <80000000>, <37500000>; + + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&cci0_default &cci1_default>; + pinctrl-1 = <&cci0_sleep &cci1_sleep>; + + status = "disabled"; + + cci_i2c0: i2c-bus@0 { + reg = <0>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + + cci_i2c1: i2c-bus@1 { + reg = <1>; + clock-frequency = <1000000>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + camss: camera-controller@ac65000 { + compatible = "qcom,sdm670-camss"; + reg = <0 0x0ac65000 0 0x1000>, + <0 0x0ac66000 0 0x1000>, + <0 0x0ac67000 0 0x1000>, + <0 0x0acaf000 0 0x4000>, + <0 0x0acb3000 0 0x1000>, + <0 0x0acb6000 0 0x4000>, + <0 0x0acba000 0 0x1000>, + <0 0x0acc4000 0 0x4000>, + <0 0x0acc8000 0 0x1000>; + reg-names = "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "csid0", + "vfe1", + "csid1", + "vfe_lite", + "csid2"; + + interrupts = , + , + , + , + , + , + , + , + ; + interrupt-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "vfe0", + "vfe1", + "vfe_lite"; + + clocks = <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CPHY_RX_CLK_SRC>, + <&camcc CAM_CC_IFE_0_CSID_CLK>, + <&camcc CAM_CC_IFE_0_CSID_CLK_SRC>, + <&camcc CAM_CC_IFE_1_CSID_CLK>, + <&camcc CAM_CC_IFE_1_CSID_CLK_SRC>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK_SRC>, + <&camcc CAM_CC_CSIPHY0_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK_SRC>, + <&camcc CAM_CC_CSIPHY1_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK_SRC>, + <&camcc CAM_CC_CSIPHY2_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK_SRC>, + <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_AXI_CLK>, + <&camcc CAM_CC_SLOW_AHB_CLK_SRC>, + <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_IFE_0_AXI_CLK>, + <&camcc CAM_CC_IFE_0_CLK>, + <&camcc CAM_CC_IFE_0_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_0_CLK_SRC>, + <&camcc CAM_CC_IFE_1_AXI_CLK>, + <&camcc CAM_CC_IFE_1_CLK>, + <&camcc CAM_CC_IFE_1_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_1_CLK_SRC>, + <&camcc CAM_CC_IFE_LITE_CLK>, + <&camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_LITE_CLK_SRC>; + clock-names = "camnoc_axi", + "cpas_ahb", + "cphy_rx_src", + "csi0", + "csi0_src", + "csi1", + "csi1_src", + "csi2", + "csi2_src", + "csiphy0", + "csiphy0_timer", + "csiphy0_timer_src", + "csiphy1", + "csiphy1_timer", + "csiphy1_timer_src", + "csiphy2", + "csiphy2_timer", + "csiphy2_timer_src", + "gcc_camera_ahb", + "gcc_camera_axi", + "slow_ahb_src", + "soc_ahb", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe0_src", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe1_src", + "vfe_lite", + "vfe_lite_cphy_rx", + "vfe_lite_src"; + + iommus = <&apps_smmu 0x808 0x0>, + <&apps_smmu 0x810 0x8>, + <&apps_smmu 0xc08 0x0>, + <&apps_smmu 0xc10 0x8>; + + power-domains = <&camcc IFE_0_GDSC>, + <&camcc IFE_1_GDSC>, + <&camcc TITAN_TOP_GDSC>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + camss_port0: port@0 { + reg = <0>; + }; + + camss_port1: port@1 { + reg = <1>; + }; + + camss_port2: port@2 { + reg = <2>; + }; + }; + }; + + camcc: clock-controller@ad00000 { + compatible = "qcom,sdm845-camcc"; + reg = <0 0x0ad00000 0 0x10000>; + clocks = <&rpmhcc RPMH_CXO_CLK>; + clock-names = "bi_tcxo"; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + mdss: display-subsystem@ae00000 { compatible = "qcom,sdm670-mdss"; reg = <0 0x0ae00000 0 0x1000>;