From patchwork Mon Oct 21 19:05:59 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13844564 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2080.outbound.protection.outlook.com [40.107.20.80]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1EBD2209B for ; Mon, 21 Oct 2024 19:06:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.80 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729537584; cv=fail; b=G7nPgM3ppGmySDomSjrMt1aY6T2gHlgov2vVYoUcYVWyn85CAnH349N4zP1LZ3pO4BFKy4mpCwVaKEpf3OD1ZIUv1g7YTibs1Tgs5Hiou14ZbLsSH0IhckFucCh3USHiP5/8qeK1Mpj26PpoO2aQQg3AKCSkURnshlutEmhRu+I= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729537584; c=relaxed/simple; bh=nk697icWayCBWBjLUKZkx4ZyaXRa+5oQp0EltXkfzLc=; h=From:To:Cc:Subject:Date:Message-Id:Content-Type:MIME-Version; b=D5ZsMlEivBj6PPR+/Sidg5Aegfele1XrwZZjuTEmb9A582+IMDdiFG5S5VTqtlUyFgWaVBdQjCrXsD0qn6wPcLLLCZUCVQdwZBcNAvxxK5mqDTmZfJqAk9An9o0pBeQ48TBmNFc851RihsVRo877ljOIUioLoMb3P8OaEiqeq1o= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=gbrhf5pG; arc=fail smtp.client-ip=40.107.20.80 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="gbrhf5pG" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=mc05DIl35zst0lauZB1Lqfe0PHxlanwtfsO/yBWNxD/JdzBlYD0TFIJWabrFMG9KuZzot7WMuOMk00csRK2JUBc2fqjm6zMA+XTKGHdH398bvyGbhiBrzA+jW+Awjn6U6f7h7Q8QlcwgtPmyH/+7kRyRvwCRpwkc+7sFpVaYYlqTDeUlIRiZhh49/0j+o+QgHF+TS0Oef6jvSAAjHSk4VvqacUVItmbgemkoC/B0h1nXn12jJiz3X0wgVSBNUXFmcL24CJOOCboLKEi450fbwg9YpDwdpBcqLrF6kVswv2rdrmFhZE+z6kv3w1P6C3m0lzWArehFAsuP+PsxPcHKpw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=T0lj7L1UzOex7lQ7QcUlPDAVRH+R8shCI1xB2WyENmI=; b=I70FR28C7hYdA9CuBCA6gL0aEpszN9+GjyDcNR1RB1Ur8qtZLExxd6KJFg3m+FpN/VvxyIFVxKMW1vIr7CV4r1QGoZJP8HGHXgf3+Ott8snjIHbBAJSHEMZVXABpuLT9ZdKtg98FVDqU6kepsR42TLNJNN73nc639tindRpiOc4Zg2MkCUBcHrc2bFz1EE/k+Mov6/OZnVPoOkT3NaB/PgWKYcvD/XXWf3iwV1blKFEFMmFrvOhP8Gs97vjW+JQYfEUrpftc2Zpn2qOsXXtzC6GDO/FbFJrFcbAzNvivjR1ezxDfBelPVNtVj9oI+R4zrLpQAsEb666cnz2RKbx+oQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=T0lj7L1UzOex7lQ7QcUlPDAVRH+R8shCI1xB2WyENmI=; b=gbrhf5pGTL8Hy8oycb+6LRuesOZ595RXVYpPnch86NuZohMYfj5PG1T+FbR6bnad1u3rKJ1oDnEjc4H1HWAHEYqWnU6yDotxNljaWAFBjNMjMVyyWFcAuZo7micDQt0MeXtHqRtTFm8+TLaxTb2y9R8K3VtOufeSApGYOEv2hVPPiqGMvYGuRKx9CDDQmYgqMf1kvk4Ge3BFZA8MLrliF3mlQpf96u/5d6+d/PacrJcOnnBP+lEF93+KCO/c14QId5UPi3/h9zBoubrtXrVBJO7qTJpuXgnfWBOwbGlVnV6oLtgG+P3Icxpuu4paHjZ8j8+k00ueef2MX3zKrcH3HA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by DB9PR04MB9939.eurprd04.prod.outlook.com (2603:10a6:10:4c4::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.28; Mon, 21 Oct 2024 19:06:18 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%4]) with mapi id 15.20.8069.024; Mon, 21 Oct 2024 19:06:18 +0000 From: Frank Li To: shawnguo2@yeah.net Cc: Frank.Li@nxp.com, conor+dt@kernel.org, devicetree@vger.kernel.org, festevam@gmail.com, imx@lists.linux.dev, kernel@pengutronix.de, krzk+dt@kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, robh@kernel.org, s.hauer@pengutronix.de, shawnguo@kernel.org Subject: [PATCH v3 1/4] arm64: dts: imx8-ss-hsio: Add PCIe and SATA support Date: Mon, 21 Oct 2024 15:05:59 -0400 Message-Id: <20241021190602.1056492-1-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 X-ClientProxiedBy: SJ2PR07CA0006.namprd07.prod.outlook.com (2603:10b6:a03:505::18) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|DB9PR04MB9939:EE_ X-MS-Office365-Filtering-Correlation-Id: 4aaddb39-e2ec-4c90-b2d8-08dcf203717d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|7416014|52116014|376014|1800799024|38350700014; X-Microsoft-Antispam-Message-Info: 2p/Wqybx0Av9myHkLn+YYHsjm0YBR0EB0j4hJAucRjDmb3eFoawQsSfxVkBhw90+GvWfVcBmAjQHGTLColgfYtN/MMecIMSbe3YUxpRgmMZwenR/Kt/eInuLpvM0pH53K/KfUmOzcbMdUwfH2jSLvzXoQKS1VNJAt9BxYG8bpjg+OV3uUVVHsrcdxf+Jc8vw0iDOB4FtvHaIJ9VbBSUNqVLBvarXGH/E9SeZ+W0kW0rQT6Rjw1H+RSJD2HOqAIX/UsVdCnNWuxMvIpROhv3NZ9gs/Aj/w8k9pOGbRBSh7HqKQRB4InbRoP8Ha/cl/Ucl1oYC/UQ4Sexh77OaH1nrzLpkEYmk9jx4490IyZyZNo/PMI2F6yIMHvIZfAjsTIbHRQMx884q3lXS5F27WbGXBC38mqVI79MAwkKq2IyTfS4MZUL9SKiOgBr1865iA8APmvk4hqzrEQcSKfxdAeePNLbO8xDNUM4N5tYLRszjkB90L9A9BT7PgPHyYnvHDOY5n1UfLj+0DwDHIoDJEgX9nt44xEWyPPF4qN8RZtroZxtK9QQjjTd65yjARpY0kTUJFuQvCGlsuicG5mUzXzZHtwjMRj4f1FsizpRx0bFySwPyv0dmk7x+j5jhKbSPZOK9WnuJn4GC27OF9iktowjeGTr+Y+93Crz29QGKHdW/est2ntBVJWDSX/EpDqmlXyKk527QgiGx0g6gxiOCIsSNYCWyyRNiS4YSrJeXfmGOuvUrrE52GuPD4HB/djFEcjdnNrloiMMbz+Q/Ee/n5+GVlgw9Y0XkDPewD0m3Gb9iHOMCCw9mOU2e3pBzBgK4Opti67HV5X8aA6nFl+kA49T66kC2ZxK0f+Fle45qYUB9+/6TRKT4AyBG6BhbuL/J20Pfplq1Yh4aHJE706KnKG9sGWmAol+fx2r/+LsFWf8E92/1bv8wiIoE/n2fg6LGsjWv8glgxT/FMSeY5xzROqJLLeNz4ZVoNaXMFwrNkwvpAW6teRhtN57i714HPF+aU0pCcTl8Hl4OncWHQbd/wK/3k9RX9LTDJUNtI8dy0pOy7jg38IGWFWCatUjPbcqgICn7WFx2idXVvR0XgAC8CnN6xn2sC1zTHEmhovkiKkApkGa4cPcBPT+rTDwVTi8OfSdPx8ciswTGDsQFMvDlLZxGmcj7w1LuTwAufpGjvKKex92BM5ylymKvv5mV1IxcE6gjn3rsg/5fS130fPIhC1wvL+FBMg0r7v6Sb8qu/1gpqVIotV+VUAl/XSHfkoySzJ49Hv2ilHa6ari6MuFxmwjmRZmLu4whGxCA7QR3Ma5PxoYRnWVJ3CSsH8mrfI8RqiMLR10A63pyhNoPgOoDKYo/4eViXT74UlNB+ZXzwh1kc1M= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(7416014)(52116014)(376014)(1800799024)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: ArInr6+mjhdskUe6nRm1fzBN+TU875RU0KWwf2buG9Xmmx0aiU/1G+2L/Ukiz3l4vjLInt06r5yUdj8OlYYfnpgHrIpFIjIc/DajOGHT/e4Arep2lIaNs8DGNu0U53RPpGvL6K8hExQk3P9wf68xaCfXDlriwmYoQmD72z5iYZ9xTBSO8zm7Rdt2c4JhLlNsNaeinPu4NNnTe1AMMtS7HYn+kfWmcfB35XENZz4FrJVBss/dyd9tfBig1dmM1T0+CZY5MIXtTRrpe3tnZfN9k3sPrmYkZjWqMBuR+cQfk7JuY+nM4N9ssozNkbqH1R1qZzZ8fTM5psLzkNb0d3FQE68mXGLsatY+tx6TCFzfUseJxpdCNLO3vGZ7YbIwKW5JOGrBG4EeRgxBBQ/FgvLqAXbM2HOms617hSA9ZO49oBLqR5xBl/TWSR1mpY8zStoz6m/MjQlXWfueqt8gEQY4TJ3+vMhAC3iagFVuWWSnSjYU3gLvgu97UiUdy0Z4cM+Xne2GsSx3cXXOFDFm0Hb9lcqZu1BUGGIoGwmVue7w7XFa/rUFC3MJCue4lhTKQ29LqIul4ToLPKcJ0+gP7CrTyktt+slSt7jliPMrV9fucMjV2rwhH5fpIhZmf0E3xBqRP6BWjmZntX+N9wzWV0TF9ieGifDFF6MMGPD94EVqGuLe4bkNREEx5YiHtxqQD9wkp8WrYY4wjntsNLB5yDNfbeF9wcyN9e0o5e3ugXZIeh95oCCv4pYvDdVwrsTabMGsHQpQbdnZdqqVL0VfRbM1LD+fcZg0fi+lhVOdLHcHVe9PG3+N6KpgM0+h2gPRT3fdRq74N2C6P9dQ1GVhqcfi10dypYBkI+ZS61qCdfQm0xWW2r6wrM8OKdZHA1lXlEiApKQ/ZWqOK1Ln63sZWldyPjq8lWecYR3ZZynvehU7NxgAL/AylIiFUZifb5xRV4jd387dKvZqwZyjFeDcJ6HEr1iCavWvrjm6vCisAyYZyQJDBtTcDeIkIBIJVw30v06IMmFwpISfuroqr1bY1RrrP4gWiW7cOZZ/x2bafDObredLJYZnowbdRwYNzvohR0VF3B+ZdXyFn63WZxcWG5CCRfmXfX0t20daTgrclWIp+/BnjL1nYcUCCg0Hlf63hASLO6sus1wCGI7NDvUjyySGWeqcCvfvgstteKAcFOueKyDlTncS9TrPn5N9EGTb0hkFSlOOvkMcKBgBg4O5TLul1QZyswYCxR+9Lbdfe+grYKziLEZSzGJWY1XnzJkwkRyBsoIpPLg55scCgpGjfDeYNgaeuZsGEgZWQP3dT2t6fYhCWqEZ9KqKQeqEhLOR0tZlDGzhUKlZLsJHepRL3zIdHnmNJbybmJKaw8hleR7YnUQF2ti91YV6ttHg2TQ+HxFp8M9qK8UFqIuLhlOFC8b/HsxfkI80JESZ6Hp7hg3pdxp19UlbWR+HPauoXZhH+Ft01l4WQgnQUjEwNbZHQw2ySD+RFJiMzd/+P+yP1Us62RMzhpkjmwmKp/yNBYt6mjowcpuaJL6HMFpZxtv2bIizy2DhWSRZtAjO34xmrpYYLeazMGuHmK1GAGCLqQJxIOu0 X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4aaddb39-e2ec-4c90-b2d8-08dcf203717d X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Oct 2024 19:06:18.4969 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: QLQHt3y3mSpnhOc4Esfjn1QAyV6a46AUIchPkWY/g9RnUAIDzn97XSNUmVVT41fSfgVjHoQmBmWlzXpy/OPv/g== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR04MB9939 From: Richard Zhu Add PCIe support for i.MX8QXP, i.MX8QM and i.MX8DXL. Add SATA support for i.MX8QM, which is in hsio subsystem and is shared with PCIe PHY. Signed-off-by: Richard Zhu Signed-off-by: Frank Li --- Change from v2 to v3 - move fsl,max-link-speed after common property - Add sata description at commit message. - Fix hsio bus's range overlaps Change from v1 to v2 - none On going discussion: https://lore.kernel.org/imx/20240930-pci_fixup_addr-v3-2-80ee70352fc7@nxp.com/ don't affect this dts. This work for with/without above patches. --- .../boot/dts/freescale/imx8-ss-hsio.dtsi | 123 +++++++++++ .../boot/dts/freescale/imx8dxl-ss-hsio.dtsi | 52 +++++ arch/arm64/boot/dts/freescale/imx8dxl.dtsi | 2 + .../boot/dts/freescale/imx8qm-ss-hsio.dtsi | 209 ++++++++++++++++++ arch/arm64/boot/dts/freescale/imx8qm.dtsi | 2 + .../boot/dts/freescale/imx8qxp-ss-hsio.dtsi | 41 ++++ arch/arm64/boot/dts/freescale/imx8qxp.dtsi | 2 + 7 files changed, 431 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8-ss-hsio.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-hsio.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8qm-ss-hsio.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8qxp-ss-hsio.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-hsio.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-hsio.dtsi new file mode 100644 index 0000000000000..70a8aa1a67911 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8-ss-hsio.dtsi @@ -0,0 +1,123 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 NXP + * + * Richard Zhu + */ +#include + +hsio_axi_clk: clock-hsio-axi { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <400000000>; + clock-output-names = "hsio_axi_clk"; +}; + +hsio_per_clk: clock-hsio-per { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <133333333>; + clock-output-names = "hsio_per_clk"; +}; + +hsio_refa_clk: clock-hsio-refa { + compatible = "gpio-gate-clock"; + clocks = <&xtal100m>; + #clock-cells = <0>; + enable-gpios = <&lsio_gpio4 27 GPIO_ACTIVE_LOW>; +}; + +hsio_refb_clk: clock-hsio-refb { + compatible = "gpio-gate-clock"; + clocks = <&xtal100m>; + #clock-cells = <0>; + enable-gpios = <&lsio_gpio4 1 GPIO_ACTIVE_LOW>; +}; + +xtal100m: clock-xtal100m { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <100000000>; + clock-output-names = "xtal_100MHz"; +}; + +hsio_subsys: bus@5f000000 { + compatible = "simple-bus"; + ranges = <0x5f000000 0x0 0x5f000000 0x01000000>, + <0x80000000 0x0 0x70000000 0x10000000>; + #address-cells = <1>; + #size-cells = <1>; + dma-ranges = <0x80000000 0 0x80000000 0x80000000>; + + pcieb: pcie@5f010000 { + compatible = "fsl,imx8q-pcie"; + reg = <0x5f010000 0x10000>, + <0x8ff00000 0x80000>; + reg-names = "dbi", "config"; + ranges = <0x81000000 0 0x00000000 0x8ff80000 0 0x00010000>, + <0x82000000 0 0x80000000 0x80000000 0 0x0ff00000>; + #interrupt-cells = <1>; + interrupts = ; + interrupt-names = "msi"; + #address-cells = <3>; + #size-cells = <2>; + clocks = <&pcieb_lpcg IMX_LPCG_CLK_6>, + <&pcieb_lpcg IMX_LPCG_CLK_4>, + <&pcieb_lpcg IMX_LPCG_CLK_5>; + clock-names = "dbi", "mstr", "slv"; + bus-range = <0x00 0xff>; + device_type = "pci"; + interrupt-map = <0 0 0 1 &gic 0 105 4>, + <0 0 0 2 &gic 0 106 4>, + <0 0 0 3 &gic 0 107 4>, + <0 0 0 4 &gic 0 108 4>; + interrupt-map-mask = <0 0 0 0x7>; + num-lanes = <1>; + num-viewport = <4>; + power-domains = <&pd IMX_SC_R_PCIE_B>; + fsl,max-link-speed = <3>; + status = "disabled"; + }; + + pcieb_lpcg: clock-controller@5f060000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f060000 0x10000>; + clocks = <&hsio_axi_clk>, <&hsio_axi_clk>, <&hsio_axi_clk>; + #clock-cells = <1>; + clock-indices = , , ; + clock-output-names = "hsio_pcieb_mstr_axi_clk", + "hsio_pcieb_slv_axi_clk", + "hsio_pcieb_dbi_axi_clk"; + power-domains = <&pd IMX_SC_R_PCIE_B>; + }; + + phyx1_crr1_lpcg: clock-controller@5f0b0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0b0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_phyx1_per_clk"; + power-domains = <&pd IMX_SC_R_SERDES_1>; + }; + + pcieb_crr3_lpcg: clock-controller@5f0d0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0d0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_pcieb_per_clk"; + power-domains = <&pd IMX_SC_R_PCIE_B>; + }; + + misc_crr5_lpcg: clock-controller@5f0f0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0f0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_misc_per_clk"; + power-domains = <&pd IMX_SC_R_HSIO_GPIO>; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-hsio.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-hsio.dtsi new file mode 100644 index 0000000000000..f3104e205ae89 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-hsio.dtsi @@ -0,0 +1,52 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 NXP + */ + +&hsio_subsys { + phyx1_lpcg: clock-controller@5f090000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f090000 0x10000>; + clocks = <&hsio_refb_clk>, <&hsio_per_clk>, + <&hsio_per_clk>, <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = , , + , ; + clock-output-names = "hsio_phyx1_pclk", + "hsio_phyx1_epcs_tx_clk", + "hsio_phyx1_epcs_rx_clk", + "hsio_phyx1_apb_clk"; + power-domains = <&pd IMX_SC_R_SERDES_1>; + }; + + hsio_phy: phy@5f1a0000 { + compatible = "fsl,imx8qxp-hsio"; + reg = <0x5f1a0000 0x10000>, + <0x5f120000 0x10000>, + <0x5f140000 0x10000>, + <0x5f160000 0x10000>; + reg-names = "reg", "phy", "ctrl", "misc"; + clocks = <&phyx1_lpcg IMX_LPCG_CLK_0>, + <&phyx1_lpcg IMX_LPCG_CLK_4>, + <&phyx1_crr1_lpcg IMX_LPCG_CLK_4>, + <&pcieb_crr3_lpcg IMX_LPCG_CLK_4>, + <&misc_crr5_lpcg IMX_LPCG_CLK_4>; + clock-names = "pclk0", "apb_pclk0", "phy0_crr", "ctl0_crr", + "misc_crr"; + #phy-cells = <3>; + power-domains = <&pd IMX_SC_R_SERDES_1>; + status = "disabled"; + }; +}; + +&pcieb { + #interrupt-cells = <1>; + interrupts = ; + interrupt-names = "msi"; + interrupt-map = <0 0 0 1 &gic 0 47 4>, + <0 0 0 2 &gic 0 48 4>, + <0 0 0 3 &gic 0 49 4>, + <0 0 0 4 &gic 0 50 4>; + interrupt-map-mask = <0 0 0 0x7>; +}; + diff --git a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi index 7e54cf2028580..76de3db8b9423 100644 --- a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi @@ -237,12 +237,14 @@ xtal24m: clock-xtal24m { #include "imx8-ss-conn.dtsi" #include "imx8-ss-ddr.dtsi" #include "imx8-ss-lsio.dtsi" + #include "imx8-ss-hsio.dtsi" }; #include "imx8dxl-ss-adma.dtsi" #include "imx8dxl-ss-conn.dtsi" #include "imx8dxl-ss-lsio.dtsi" #include "imx8dxl-ss-ddr.dtsi" +#include "imx8dxl-ss-hsio.dtsi" &cm40_intmux { interrupts = , diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-hsio.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-hsio.dtsi new file mode 100644 index 0000000000000..d24d90955c35a --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-hsio.dtsi @@ -0,0 +1,209 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 NXP + * Richard Zhu + */ + +&hsio_subsys { + compatible = "simple-bus"; + ranges = <0x5f000000 0x0 0x5f000000 0x01000000>, + <0x40000000 0x0 0x60000000 0x10000000>, + <0x80000000 0x0 0x70000000 0x10000000>; + #address-cells = <1>; + #size-cells = <1>; + + pciea: pcie@5f000000 { + compatible = "fsl,imx8q-pcie"; + reg = <0x5f000000 0x10000>, + <0x4ff00000 0x80000>; + reg-names = "dbi", "config"; + ranges = <0x81000000 0 0x00000000 0x4ff80000 0 0x00010000>, + <0x82000000 0 0x40000000 0x40000000 0 0x0ff00000>; + #interrupt-cells = <1>; + interrupts = ; + interrupt-names = "msi"; + #address-cells = <3>; + #size-cells = <2>; + clocks = <&pciea_lpcg 2>, + <&pciea_lpcg 0>, + <&pciea_lpcg 1>; + clock-names = "dbi", "mstr", "slv"; + bus-range = <0x00 0xff>; + device_type = "pci"; + interrupt-map = <0 0 0 1 &gic 0 73 4>, + <0 0 0 2 &gic 0 74 4>, + <0 0 0 3 &gic 0 75 4>, + <0 0 0 4 &gic 0 76 4>; + interrupt-map-mask = <0 0 0 0x7>; + num-lanes = <1>; + num-viewport = <4>; + power-domains = <&pd IMX_SC_R_PCIE_A>; + fsl,max-link-speed = <3>; + status = "disabled"; + }; + + pcieb: pcie@5f010000 { + compatible = "fsl,imx8q-pcie"; + reg = <0x5f010000 0x10000>, + <0x8ff00000 0x80000>; + reg-names = "dbi", "config"; + ranges = <0x81000000 0 0x00000000 0x8ff80000 0 0x00010000>, + <0x82000000 0 0x80000000 0x80000000 0 0x0ff00000>; + #interrupt-cells = <1>; + interrupts = ; + interrupt-names = "msi"; + #address-cells = <3>; + #size-cells = <2>; + clocks = <&pcieb_lpcg 2>, + <&pcieb_lpcg 0>, + <&pcieb_lpcg 1>; + clock-names = "dbi", "mstr", "slv"; + bus-range = <0x00 0xff>; + device_type = "pci"; + interrupt-map = <0 0 0 1 &gic 0 105 4>, + <0 0 0 2 &gic 0 106 4>, + <0 0 0 3 &gic 0 107 4>, + <0 0 0 4 &gic 0 108 4>; + interrupt-map-mask = <0 0 0 0x7>; + num-lanes = <1>; + num-viewport = <4>; + power-domains = <&pd IMX_SC_R_PCIE_B>; + fsl,max-link-speed = <3>; + status = "disabled"; + }; + + sata: sata@5f020000 { + compatible = "fsl,imx8qm-ahci"; + reg = <0x5f020000 0x10000>; + interrupts = ; + clocks = <&sata_lpcg 0>, + <&sata_crr4_lpcg 0>; + clock-names = "sata", "sata_ref"; + phy-names = "sata-phy", "cali-phy0", "cali-phy1"; + power-domains = <&pd IMX_SC_R_SATA_0>; + /* + * Since "REXT" pin is only present for first lane PHY + * and its calibration result will be stored, and shared + * by the PHY used by SATA. + * + * Add the calibration PHYs for SATA here, although only + * the third lane PHY is used by SATA. + */ + phys = <&hsio_phy 2 PHY_TYPE_SATA 0>, + <&hsio_phy 0 PHY_TYPE_PCIE 0>, + <&hsio_phy 1 PHY_TYPE_PCIE 1>; + status = "disabled"; + }; + + pciea_lpcg: clock-controller@5f050000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f050000 0x10000>; + clocks = <&hsio_axi_clk>, <&hsio_axi_clk>, <&hsio_axi_clk>; + #clock-cells = <1>; + clock-indices = , , ; + clock-output-names = "hsio_pciea_mstr_axi_clk", + "hsio_pciea_slv_axi_clk", + "hsio_pciea_dbi_axi_clk"; + power-domains = <&pd IMX_SC_R_PCIE_A>; + }; + + sata_lpcg: clock-controller@5f070000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f070000 0x10000>; + clocks = <&hsio_axi_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_sata_clk"; + power-domains = <&pd IMX_SC_R_SATA_0>; + }; + + phyx2_lpcg: clock-controller@5f080000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f080000 0x10000>; + clocks = <&hsio_refa_clk>, <&hsio_per_clk>, + <&hsio_refa_clk>, <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = , , + , ; + clock-output-names = "hsio_phyx2_pclk_0", + "hsio_phyx2_pclk_1", + "hsio_phyx2_apbclk_0", + "hsio_phyx2_apbclk_1"; + power-domains = <&pd IMX_SC_R_SERDES_0>; + }; + + phyx1_lpcg: clock-controller@5f090000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f090000 0x10000>; + clocks = <&hsio_refa_clk>, <&hsio_per_clk>, + <&hsio_per_clk>, <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = , , + , ; + clock-output-names = "hsio_phyx1_pclk", + "hsio_phyx1_epcs_tx_clk", + "hsio_phyx1_epcs_rx_clk", + "hsio_phyx1_apb_clk"; + power-domains = <&pd IMX_SC_R_SERDES_1>; + }; + + phyx2_crr0_lpcg: clock-controller@5f0a0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0a0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_phyx2_per_clk"; + power-domains = <&pd IMX_SC_R_SERDES_0>; + }; + + pciea_crr2_lpcg: clock-controller@5f0c0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0c0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_pciea_per_clk"; + power-domains = <&pd IMX_SC_R_PCIE_A>; + }; + + sata_crr4_lpcg: clock-controller@5f0e0000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f0e0000 0x10000>; + clocks = <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = ; + clock-output-names = "hsio_sata_per_clk"; + power-domains = <&pd IMX_SC_R_SATA_0>; + }; + + hsio_phy: phy@5f180000 { + compatible = "fsl,imx8qm-hsio"; + reg = <0x5f180000 0x30000>, + <0x5f110000 0x20000>, + <0x5f130000 0x30000>, + <0x5f160000 0x10000>; + reg-names = "reg", "phy", "ctrl", "misc"; + clocks = <&phyx2_lpcg IMX_LPCG_CLK_0>, + <&phyx2_lpcg IMX_LPCG_CLK_1>, + <&phyx2_lpcg IMX_LPCG_CLK_4>, + <&phyx2_lpcg IMX_LPCG_CLK_5>, + <&phyx1_lpcg IMX_LPCG_CLK_0>, + <&phyx1_lpcg IMX_LPCG_CLK_1>, + <&phyx1_lpcg IMX_LPCG_CLK_2>, + <&phyx1_lpcg IMX_LPCG_CLK_4>, + <&phyx2_crr0_lpcg IMX_LPCG_CLK_4>, + <&phyx1_crr1_lpcg IMX_LPCG_CLK_4>, + <&pciea_crr2_lpcg IMX_LPCG_CLK_4>, + <&pcieb_crr3_lpcg IMX_LPCG_CLK_4>, + <&sata_crr4_lpcg IMX_LPCG_CLK_4>, + <&misc_crr5_lpcg IMX_LPCG_CLK_4>; + clock-names = "pclk0", "pclk1", "apb_pclk0", "apb_pclk1", + "pclk2", "epcs_tx", "epcs_rx", "apb_pclk2", + "phy0_crr", "phy1_crr", "ctl0_crr", + "ctl1_crr", "ctl2_crr", "misc_crr"; + #phy-cells = <3>; + power-domains = <&pd IMX_SC_R_SERDES_0>, <&pd IMX_SC_R_SERDES_1>; + status = "disabled"; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi index 3ee6e2869e3cf..ac9064a949d82 100644 --- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi @@ -594,6 +594,7 @@ mipi_pll_div2_clk: clock-controller-mipi-div2-pll { #include "imx8-ss-dma.dtsi" #include "imx8-ss-conn.dtsi" #include "imx8-ss-lsio.dtsi" + #include "imx8-ss-hsio.dtsi" }; #include "imx8qm-ss-img.dtsi" @@ -603,3 +604,4 @@ mipi_pll_div2_clk: clock-controller-mipi-div2-pll { #include "imx8qm-ss-audio.dtsi" #include "imx8qm-ss-lvds.dtsi" #include "imx8qm-ss-mipi.dtsi" +#include "imx8qm-ss-hsio.dtsi" diff --git a/arch/arm64/boot/dts/freescale/imx8qxp-ss-hsio.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp-ss-hsio.dtsi new file mode 100644 index 0000000000000..47fc6e0cff4a1 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8qxp-ss-hsio.dtsi @@ -0,0 +1,41 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 NXP + * Richard Zhu + */ + +&hsio_subsys { + phyx1_lpcg: clock-controller@5f090000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5f090000 0x10000>; + clocks = <&hsio_refb_clk>, <&hsio_per_clk>, + <&hsio_per_clk>, <&hsio_per_clk>; + #clock-cells = <1>; + clock-indices = , , + , ; + clock-output-names = "hsio_phyx1_pclk", + "hsio_phyx1_epcs_tx_clk", + "hsio_phyx1_epcs_rx_clk", + "hsio_phyx1_apb_clk"; + power-domains = <&pd IMX_SC_R_SERDES_1>; + }; + + hsio_phy: phy@5f1a0000 { + compatible = "fsl,imx8qxp-hsio"; + reg = <0x5f1a0000 0x10000>, + <0x5f120000 0x10000>, + <0x5f140000 0x10000>, + <0x5f160000 0x10000>; + reg-names = "reg", "phy", "ctrl", "misc"; + clocks = <&phyx1_lpcg IMX_LPCG_CLK_0>, + <&phyx1_lpcg IMX_LPCG_CLK_1>, + <&phyx1_crr1_lpcg IMX_LPCG_CLK_4>, + <&pcieb_crr3_lpcg IMX_LPCG_CLK_4>, + <&misc_crr5_lpcg IMX_LPCG_CLK_4>; + clock-names = "pclk0", "apb_pclk0", "phy0_crr", "ctl0_crr", + "misc_crr"; + #phy-cells = <3>; + power-domains = <&pd IMX_SC_R_SERDES_1>; + status = "disabled"; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi index 0313f295de2e9..db21c6d64f24d 100644 --- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi @@ -323,6 +323,7 @@ map0 { #include "imx8-ss-conn.dtsi" #include "imx8-ss-ddr.dtsi" #include "imx8-ss-lsio.dtsi" + #include "imx8-ss-hsio.dtsi" }; #include "imx8qxp-ss-img.dtsi" @@ -330,3 +331,4 @@ map0 { #include "imx8qxp-ss-adma.dtsi" #include "imx8qxp-ss-conn.dtsi" #include "imx8qxp-ss-lsio.dtsi" +#include "imx8qxp-ss-hsio.dtsi" From patchwork Mon Oct 21 19:06:00 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13844565 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2080.outbound.protection.outlook.com [40.107.20.80]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 230D51FB3D7 for ; Mon, 21 Oct 2024 19:06:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.80 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729537587; cv=fail; b=afp7HuW9VJRAd8dJDN5OdAO5P+o2MsgkVxuNqLMMKgI6qLSbYmt0twyH1un0U33TnxTx3dxvGRusUaY6dzYlU7WHBK7O69TPXA+ek4kz4UrkNiJjcht0fw8dxpym2iSlVXOr89QaMOcFdMhrY0+EwOyUc1UkAm5niokXY3Sr39s= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729537587; c=relaxed/simple; bh=bmZRY/XJ8Rn77XqVSEyqZA7Ik+OGa0Uhxdlul7eGEis=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=nZYg0jCYjGknueg2RT09Ju2dS8XlX68u4+IUqnjnbelCrkfbDAzKc2P2W7Ia7uHzbrHeUJ73GgvyFefpoO5BDNbq1XpaySBLcpgq7srGtSZpPz9c3Y4QMqvTomO416G56LyfzSxkMvHXy523qcT4pAXElF1f+xlD7ZNQKjT+H4E= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=hVjUxqP5; arc=fail smtp.client-ip=40.107.20.80 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="hVjUxqP5" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=pVZ4WVSiV4vwA2hKeamcdkvlA61DHdprWI8iJq0zUlWrY70tuI1JxGkqtHzcr/DqerCgElbfobbQs0+7szK7YBPo5Ya0PdFJHiJ17KKkCNYlTBsG9AtmI5srEhvm5pMK0XOQeyZ7gIzK4WgAx1UQP1r8JGWV62Cpe3NNuWyp428bqXrgCafDXPmpNspwF+vsThzqO2JT/e7a/2Kanqi7y93LrEMzpw/JN+vTlttFcZ6dLtK4qiNN1FYrU3iYAR0JRyfAaQSn1t6ThWL7fwUagGizrEXefe1iR0/C7+mZEVeODDvWsovUTXOBB8ek1pJaY5PtohxbbPGfqOqkrl9Reg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=r33u17aMNZMQyd02Mnz2J9upEGhpB6IUh/LYxv+KJ5M=; b=JuYuoIcOaZp6BB5ZE2UnhcJxJGIMXIcOjbra0S5ojVvcCf3p1GaZ1w7nqjGi0x0TEZvmZkEXYmsLJ4DsnSes0J/3DM0UL3UoFBTqEZwRzG5tUYETe+IDrhyaOJ7b1DLKRuN2KldHKHs9NjSmOQAI9R3n2/ZCEZK7kfhI5qmHJLy/X1Oh55QVdhA4j2Qlyv+H0fAx4/qZZFXXh9DLNuZ/Gr1CdxDY7b58VlmDBKrXSsO96xsmlZzUpiZElOcZJRA32/lq8CX20df13dAIGt3VoWaYOaU8xeFqc51asu1i5ek9vhHPjaii0bcKl2zAxlOcNsTm8rUtEF21yuSWIyLUxA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=r33u17aMNZMQyd02Mnz2J9upEGhpB6IUh/LYxv+KJ5M=; b=hVjUxqP5SSCJExgaVSjCNqRzp1b8ZrpRQWikuWYfardTv8yxdilzrdfF11o+S5DCK7fj5L519w6B1HmfexkNklKtcpzJ+ISu2H40w+pS8dUSm5wKa64dnGYIV+V6lJ13PmwZj4peSOSxoS4WDBfGFWxyrhaVk4dX65QihLPWLed04mvYLUd1HrdKhVlogj02gFcvoxs/P+0tupI82FHejEMjydrPZ5HM5DqQwXdZ+nDwo6AgVWFHj+R+yYPGXGGnK/bfoax4bFk/zqXpb9DYUSAExnJw67cLXGFUHEkZTAcvNhldPtSgpo23iPCIhvZzEDTXDyBdTD2lgG129qpc1Q== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by DB9PR04MB9939.eurprd04.prod.outlook.com (2603:10a6:10:4c4::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.28; Mon, 21 Oct 2024 19:06:22 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%4]) with mapi id 15.20.8069.024; Mon, 21 Oct 2024 19:06:22 +0000 From: Frank Li To: shawnguo2@yeah.net Cc: Frank.Li@nxp.com, conor+dt@kernel.org, devicetree@vger.kernel.org, festevam@gmail.com, imx@lists.linux.dev, kernel@pengutronix.de, krzk+dt@kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, robh@kernel.org, s.hauer@pengutronix.de, shawnguo@kernel.org Subject: [PATCH v3 2/4] arm64: dts: imx8dxl-evk: Add PCIe support Date: Mon, 21 Oct 2024 15:06:00 -0400 Message-Id: <20241021190602.1056492-2-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241021190602.1056492-1-Frank.Li@nxp.com> References: <20241021190602.1056492-1-Frank.Li@nxp.com> X-ClientProxiedBy: SJ2PR07CA0006.namprd07.prod.outlook.com (2603:10b6:a03:505::18) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|DB9PR04MB9939:EE_ X-MS-Office365-Filtering-Correlation-Id: d1f3cba1-bce9-4cd1-5c96-08dcf20373a1 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|7416014|52116014|376014|1800799024|38350700014; X-Microsoft-Antispam-Message-Info: 2rlt/lISWfe8MR3ZyMorQppgAg0g11EuBPC6TzOWo9HYg5HWnXHqZadXKsqQL40STqhTN+gtWXTyZ9gfnMJ1UG8gDnUXmsBLzGdUwmky2sX9n+LX2UzxKdkUFZL43sP+idKV65uDiMy764NkxAXuaVk20chNhJALZuFozWB1zTF9B+0ZAViJ7nnxbBWT/AUj4yb847Curct4LP1Up2/ee99UD9xWUi1pRGyrLRd51cercjvgtXJck0o/Fm+TGYh7E7SiLZnUxpeC57lNdN6C/zFFhnkNs2UHY32YLv6XGtorjDSAq3OLZGI9XfNSuh0l+eJJmDDbA4Xl2sZ4lJe1YYL+tBvEAkclY5UndU38nE7z0X3DOmAv3pApyJgUd7zTUgWrLy3wpzsaiisHT+GPIzV6UOo6sC2Mq1Wcg35qyR/j/ab32+5KVhwF/3/Ew2zluZjpHzprpQRIs8mAbhdN8kfpnaG2RYcHF+pDYCJTcQTE3vqAa021XIO5GyjFT/TkhM9EY9QL9vy7Yp9bJ3Vcw1CsjHaj1p850rkaOv9WRFItiK8Nlb4YPNhEKbUMkSUuBwI4fr3WIDK5KRqUsUE6EWgYjmfRxO7coC2tdP+YXFL72JIunpPcomaFSziJTpn26nC+DgdojXLE4WNJcz+Bd0lU02OPOCZY4cwn6gmyhIyYC2+mmiv1xrIf8c48m0FSpN/e/u/D+CED+BFA3OOv/+fxGu1g2NQxawFFZXe5cjF9X0VD4QfSHA8bCDTY6Z7f0EY2MeEbwjFbAxQpYGaMBgaDBZ1lyQdCzTqdPU9JnY632DKb0QHDtLoqSUNhmaXqyN+qDeLg/xtcC7s5/TMjDZ+43Jyzuzpx+2KhnuKXA4m/rPPCpg6PXN4KZGjJIrBgi1GSL49vv/W+JcuskGKiT9awT+g2CogIVpuZWTwXgQ47BotO+3sIPsr3VIMWTWYC/PhNZuvVEvtClLmaddd34C72jCT7BuFg4lwjP+Raw30KndbfDY2gFxxZznK9sBJoyCFkW1kFn0hZ+mnkvo4Ky0GXEa+gnM3wHTwNLB7qC/fG3wWYEpHqyTsqqwfJj+rtn8r2iZf5Asf2Y2Dac40kPjSQGhZwgdf+qDlf7M0qBP6t+HvFLQarvuO/dfXv6IUuxUNrUXf3as1S36sNnp4WC15QXs4Js/d5Z9EHB6KWvMRvCs+Vv2UhPqHuydxH9shqYtraKOo4LW4kwQIKEqh4DzUSo99i73iho/3RSbqs6eYN0Z+l9p/+93vMi1XopELpbVx9wFAinB47IadNKdOl0JJDcbwxRQEDLKFHYysX+XAgMwViTVxPMXb5dJmRwnf/CqYWZ+gOolkpu4kqJFf3qYSo1Qq18Cv6NlX8rtyW8fA= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(7416014)(52116014)(376014)(1800799024)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: ub/wRG2WZ1MyjjMEaRPpTlcQAbuSHOCacHRWzTGKE9a7ALscwmjDltt0nk9GTOjg5BRZSsL9orgA1to77hKJXw37rrWmT5/Sq+UGx8BHNLAjruutVEayFwNSMGFUG6yQCpZEI01tBBoUZbQzqd+I2DXNjW2Ebur97haH3rh+ZmN12c6kWcXrF4hu1EaC9PxTAh1/WJiEsWVPe9jjBIxg/0hGN/ckIybGvjZCI2LbTvG2mY5T14e+3vRikiLdzajyY+4x3D5OYmxLA7hNM5Qm2X9+HCjwqajItKFH6nfdmjSiGtFYLG7FGi58yKueys/yiS19lzAgJG+Tzqdi24iyc82AgSd6gU6fVKMdvAv4IR7Kl3z+LZKLeLeOgedVbuv3XN5xAF6WaQbqd/2s7aClIPKPiQ2tsgDrz9YHMrAXJJs2FOF7Wswx7SqV9DVDT/IX0tODaE5iLA4HY5wmEh4cP+waVJjGqm+2IwsXYtaVTpaNvZ/nfnJxGVwSJNphDCcPIGxMTwuYF7TaRLrumj7JA8V8fmwiMpaNxDcPrby66OVCiy7zbympAJQRxogiTlbo909oAWoBbn0uGgPSHKgoXHDn+2DNouj3xphZKA4eZRbhtY+J8S12y2EmAbCu4pgJYz4N9eIJu081ZRqI1Yg8UvNbvSUqIBw51mE7jzyhBx/V9W7tJzRPSVw7N1jjlrv12rmJUJpa/RqPAC6Dbs7Sqvz4yL5NmfJxX9tVAj58mXzN4dOfgShUWNqlxbOzugO9cmyuam5y7pG/ThSlSUBCAo3z1Uu7bTMBM6yW7MDf+/D3MTDa8hReMhr1Wn98+Ttyf8HzZtSViH6IJLvDLkV9wOYFvrLEkwbmaTK7wcDOZDcyERUieFC/V/GsoYvy+K/kxENYC73JUVS20IIHJVQzeL7gqSwKELukds6itPsNXoOke4pyUJFMwF2qp11hqWMyfa8K8ecLce3rYIzQOVRlstJVfR0yBuJCW9XC2wpy5tH4vkd3uVCXZzOeuEkEdFErrS4NfnHJd9sm2fcfKHW/GuopbF0N2gIYP04xzOdd8AukEG/z+/35k/5yPFi6aYJ+1y+QfLVn+HYcqwtIqjVHhjGLoyLBwb9FJqq7R5dMgw6D4Yoey+7hB5qD+Ovty1Z6hEo1kgV///s/7GdLFc2MKnUJ1CF+f3ROu+oY+n/gEKev1D0qfoboUpFtoQzCg6t0EMPCs7e6IoxJZ7Bu3SCDUSu9QcUOoUrGKQNrG/oEkBOZZ+nF9Yvs+q3LCTJoYVSLFKjkWO+4RalNu41gav0qvDs5eVkeZm2hBqEX6zxVYEVgKwKAjwlYloQhyOXB2qy4pv6OwHGLRV+yesLvDz9kls9WTBarHMBX8dQQn58DuZY4NLry4B9VURoGlx3NzzEr4LXetI5wBqmEOBimat+c+qEZzTcStN3zPBYZXQ/ohPahKKcAJLSnRDwv5ALv33zlNXFThfMtQUpl0PwKAtIikamUFn/WQIh16giQpJK3OjI9K3/Ij/07hflgYz2s4r2gJrNpnGvxTUAuQSVs5M8+XZOIQDRxx51nYTT8Ry35tjWnbewHNW9MdehZOK3FS4cS X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d1f3cba1-bce9-4cd1-5c96-08dcf20373a1 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Oct 2024 19:06:22.1965 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: SO3BnZU+iUNfSZuabqILj2oULmYuV7csQMtYTwTNHasR4u0fqMTNBh7dRnhiFG36/CM0jgb/o6bUUiE2+yoT5Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR04MB9939 From: Richard Zhu Add PCIe support on i.MX8DXL EVK board. Signed-off-by: Richard Zhu Signed-off-by: Frank Li --- Change from v2 to v3 - none chagne from v1 to v2 - supports -> support - add space before { --- arch/arm64/boot/dts/freescale/imx8dxl-evk.dts | 33 +++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts index 4caaecc192277..6259186cd4d92 100644 --- a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts +++ b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts @@ -182,6 +182,15 @@ mii_select: regulator-4 { regulator-always-on; }; + reg_pcieb: regulator-pcieb { + compatible = "regulator-fixed"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "reg_pcieb"; + gpio = <&pca6416_1 13 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + bt_sco_codec: audio-codec-bt { compatible = "linux,bt-sco"; #sound-dai-cells = <1>; @@ -567,6 +576,12 @@ &flexcan3 { status = "okay"; }; +&hsio_phy { + fsl,hsio-cfg = "pciea-x2-pcieb"; + fsl,refclk-pad-mode = "output"; + status = "okay"; +}; + &cm40_intmux { status = "disabled"; }; @@ -585,6 +600,16 @@ &lsio_gpio5 { status = "okay"; }; +&pcieb { + phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>; + phy-names = "pcie-phy"; + pinctrl-0 = <&pinctrl_pcieb>; + pinctrl-names = "default"; + reset-gpio = <&lsio_gpio4 0 GPIO_ACTIVE_LOW>; + vpcie-supply = <®_pcieb>; + status = "okay"; +}; + &sai0 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_sai0>; @@ -868,6 +893,14 @@ IMX8DXL_UART1_CTS_B_ADMA_UART1_CTS_B 0x06000020 >; }; + pinctrl_pcieb: pcieagrp { + fsl,pins = < + IMX8DXL_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00 0x06000021 + IMX8DXL_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01 0x06000021 + IMX8DXL_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02 0x04000021 + >; + }; + pinctrl_sai0: sai0grp { fsl,pins = < IMX8DXL_SPI0_CS0_ADMA_SAI0_RXD 0x06000060 From patchwork Mon Oct 21 19:06:01 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13844566 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2080.outbound.protection.outlook.com [40.107.20.80]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1E0D1FBC88 for ; Mon, 21 Oct 2024 19:06:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.80 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729537590; cv=fail; b=pkt7JRCCHq7AQVTpAbJ5ShQa8tLHFvuZW+GU1yyNSKGGErixvHoI48Id2rmUBQ36YTAKKSO+8CZhmt8CdcVKooKUTxbcaiuaSILfxHy+pkEiGkT6ygsRFiqXuIMEoTNggkM0JeCDV/C4xngDoJahpGJUhVSfZrwlpVm7eW6wJTo= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729537590; c=relaxed/simple; bh=q88ozZ1oLt3VLVzdodUasr6UXBsRd/xL+PCCN90/Du4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=fSc+Y+wzdjyFdHx/XL6PpfH9dCQYKA85u1+e516eCAaEizFOLCozVnowSamRvsCHm+ep0tnljS88Jx2wimMRzg3J9rNvPZLIqC/nKJUuOygq4YfgYXvFK6KctRWLS7oGLupUIDZvgH9faXt4fFkFAZqRtR0ybcnRsTdkdcbFK1M= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=DQAtF/V4; arc=fail smtp.client-ip=40.107.20.80 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="DQAtF/V4" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=mvqCEtOhenzxtUPbJxD+Zhuz8yhpivREjkMmsib0RMWTUC3wbXmbGzPPUvMnA4z0TUAT5eVGTAU/ndbWbxiG+wZthr4IQE746+wYTu+FX/jYJT/swbHr6pbQSqvWB9COPkkhFbHwLULIJ5euJXOtHevvDheDf78hRAsUgHCgngmCGMYNvU4EdmyIdcCMBC5FGKXHWYf3b5vkKWDx7Fk4hNDEKLnrZy9oUQK8zOkEru+x3Gd2tJBQOybgW4M5f7/xL4gImCYWZl0m5FIx5oJ22+JwpH96kHD/TfHudqbSQeBRKIbdusKiBafjAnLoX6+hUz0xyBwoqmhYjhFyG6Wi6A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=lapmvN6n1m96p9uW6EntsCN4o+a7YLrPIMUGDGUkCTM=; b=kCRLUcv6FwW42rUAM6NMGvsKNRuDMuD6bbmhcWWfNohb5TMqul8eIS2LLLISdOA/jeQWhpQRCoyD2lP2CLBWoupSd3wiEvZVgKqnrR77BSv+vXJALh3a+Sh5HqOx2Gq9lkIqmLR0xvXJo8iUIu17sV2c7FjfIxxbUdfv16ktGMX+iEFOfGKuluxoXrCUbEeMR+IB6aiMJXg2OQhtdpYAnLsQi5+ii8xJqv9TuVLh+YpEW01PqhbMvnrBJNSHAH2NYWSjUM1jmqItiI+FW7dq8Bk8tto0bWkkFvpWC4t16j7/Q9lJdUOB2XvtD1wW/lrmUbJNTdgflt5mh9aDtMKklA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lapmvN6n1m96p9uW6EntsCN4o+a7YLrPIMUGDGUkCTM=; b=DQAtF/V4U8QjP9m0sds9xQwIfVKx4q/zWPl8WSMJvBVrg1hwLmpiXYNU1kqE8+KUh3Qnc2umZVVbaUoS8gyu3ZdjIN0nMgW4bdC4SyyJ6ZVJGPWBKYf73qWiPEuAjYjOAGLLWsmvbioWY7xNlpZcaPa08CK+X6A2qxCtVV/GD2TcXePIInJLGXaFHofF87FHMAHqUQsCK6Ix9veNN02J43WHLmO7C/W76qu2ucUGTrUpWez7XPIth6OXTWowbbyZYWnHkk+ar9bC28JB/OcmMts0YB5s3FNTn33+FVC+z/Ot8EQiePEWkymcX2y+C7L3WMYvl8Rhf3X5e7tKBGxMsg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by DB9PR04MB9939.eurprd04.prod.outlook.com (2603:10a6:10:4c4::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.28; Mon, 21 Oct 2024 19:06:25 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%4]) with mapi id 15.20.8069.024; Mon, 21 Oct 2024 19:06:25 +0000 From: Frank Li To: shawnguo2@yeah.net Cc: Frank.Li@nxp.com, conor+dt@kernel.org, devicetree@vger.kernel.org, festevam@gmail.com, imx@lists.linux.dev, kernel@pengutronix.de, krzk+dt@kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, robh@kernel.org, s.hauer@pengutronix.de, shawnguo@kernel.org Subject: [PATCH v3 3/4] arm64: dts: imx8qxp-mek: Add PCIe support Date: Mon, 21 Oct 2024 15:06:01 -0400 Message-Id: <20241021190602.1056492-3-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241021190602.1056492-1-Frank.Li@nxp.com> References: <20241021190602.1056492-1-Frank.Li@nxp.com> X-ClientProxiedBy: SJ2PR07CA0006.namprd07.prod.outlook.com (2603:10b6:a03:505::18) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|DB9PR04MB9939:EE_ X-MS-Office365-Filtering-Correlation-Id: a4c55fea-1c82-4ab0-ebf0-08dcf20375d3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|7416014|52116014|376014|1800799024|38350700014; X-Microsoft-Antispam-Message-Info: f6sGgozH8bfA/DXv9pte96rP3YrcTIqwNG7tM8KsrBzTMfp3udN5rUgEouzldwsPLkNS9DJnniZChnLQlHApDJU5F2kOsUs5sIEoLHhLPKhBdmuUR/SDLmOuprNuHcuW/IYpwNwmgTK+et4NObuXnDhfLg/zX5+sbkJzClWbAEHAF46VnEgd1CCr81yj9hvBleyNRPzcoliEsFMgxt5NhGRrGaMKmW90CAW+dF+D3OIBvrErkUeP5mA1MZXxzJn3Se/uhDe26cBeE1uKeXwMh2OmDvma7ocQcdIiOcJVrBbP0K4xf2tkf+jzdTwjLkzFkOGTGW1YPyw6wHYV1h92UaLhmN0Tx7PQaZBy4L+77sjA70csh2UDol06M//Twuyah11HweuFxZ5xSgKwxTmE6qjjBSd+ObdcAbSVjXatANyysE+1LbBpxk6wCCm9GAivjiSakr1HsoleA5qccjIQ18EucUxw+1q/PFw473Id9Fv4kZwrk5P7pfwQSyI/9jgT+G7fBKCvUhouANa72mPadHLGFPcssGqQM+kIMGa4yCe9qbuoqHxkJ+9g6n/RzEBGlDSzw/GmoorkJsQ+5mPY+1P/qKmteD+hS1yNvpKZpozDS+TX0Xeh1XqrVWEqtvVxNkBl9O8QuJb3MpUXTjBjXYJ9uJSiLMUvrzWfMjS7rw2GyjS5nWAlQmE2qmMy3mzGKBBmxWhfXOdXDv7AkKnZ2zeeQh2aF0HE8CxcHLa+CI558NZvSHenIjuioW0+vLfe3Yq5G6t8eyQMgeJCn+16FwciBIo/Lxogd417m0eMbu8v5OUZuu8DtFspp4PrSQv3XM350Vwx+jNlyLys8EhfLwA4swTI9AIsa3lqIDEFNLGse+UpHBghm+gCm6c75ZTLfXiW1HQaG5Ab7+uumc+zshWoVpigUy7VN/nXRArdMY2SfAeNoI3igHWjgPT1YG1HZs6Zz3c0SEP+N4W2Kk7sbui5sp2vyUhz8DWjQ/1DwU0NC+/Mmn4e6WQJoLSadX17jKMhIjk9lEWxwW2c8U96CVyQsvlQhp4kIiXn8RfGDmfav+WuqX1X8aIhdSdhH+t+bkuiN8Dc231/zfE9K7lYPmzJ5h4TsTdp5nPrE9LarBsJfC3Xmg2nv1wCNW2g/ZdYNpc2vffVbRto0gXY1qw577IOSqDLclnwBpZ5XOWrAVRIBA3PKpd/D05QyfbpP7AUzHX+hPL1/CcMRk81QEgSy6HU9/5ez/VJxcq4CLTVfP/Cl2xPt39QS5ig26sx/q7Bg2dpM8IkyhqBkGYOdEPQslA4UYIpJHdO/BWEyGIcXVnYShAkEQIoMYlDQnyCoo/aHhk9kw7BBlGCqEhNN0voeIDffN/0z4a+rtMhwNb+fl8= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(7416014)(52116014)(376014)(1800799024)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: mzcIqUovnhlABFsLpGDBcFC5PWJONAJ9qy5jUBLx7WXMJgussVxxwCoIrfsGD68V0NuxWQ2oIryWXDh7yhoQdcd2ttIh0kyF/MdXpYNrUAHNQ4xZ5cyS91JK+cB40Du40stNzoBaOWWN9LnGCyRUnyv+1TPHCy9ip5m4BcAiBw3rShWZFrztI0FB1NsUi0DI8P9Eebst3ALHcS1qKqoI0hJr8Th9tQY66TSeFr5bvdExAzOj4UQiSywhEcFkRPxAbYoglkukyqz0hQyc7O2neqLIN5O6Zq6ZzE2pN4eIZ/4bPJTYUBuoCkJ7It4mpeTZ4LyOpMPuwIoo+cwIXm5XU4MMkZEpy/hv05X3TZjb9oDB4uMc2gO7M0EjzFx3Oq4CbmiIyi0E5SzpBxwCKb+dBLIsq+KlVRyCvqg3jRhqC1EAuJQ/9SIAbxE5c8l1RkwooThMMzuxRiiWMhdOIwdSfwD+it2CjDK/weY3XyHPFX6mRvuD4oDOIqapQ9c7/8P1YuMQzGGgk4wIkdcMJvKNhAuRG/XAl3wKFUF8d7SkQ2LEKTNTbiY37EDA9wdK9gIlCcQXkwdt/mhDCPMVPRrRzc0YhVubvrTy+1tSNrkiQ6fuh2fBnRAYBm9sXHX5Nesu2MIc1/JtqDrq5ANlHlu7wRLHHXAKAYtZsa7NA8PARoPzb8QFDzd/fYU7BY5x1OhmwVyi4QwEc9IEklaTNkwUAS1NUV53e623oIaKVJuHMSFdo7clez3iZrODpHV6pY3B8aR/ZnE2CdYWF4j/rRvMVNUuGMWJmIn3WvdL9KJpK63TMzRnToLDLdFcgNWj+LpYRwpgm4bEiFQXm1PJFeu34od4jicEpsDjKHQ+5Hj0Anlc6fKgwsECzh+OdqQ4rP+j24m4Z0URKETDDakUhMTtkpXZGKbH9cuE8uePpUVN2aNEIdlNyjedP3AGHbTNjAY68qNwpq9iRgknXGwDc70k29ZkaCpSMWgT6Fdh4dcRYnKwkKaQCbX//MuBZ4VRlIWcx3DPmtwWWgGvFfmNmfMOsgMjOitezF+IkNyJ9PedZ3NyoO2T6wS+8jxwgGjqtbWYuH4AmpDABD6kbyHX6Wrxw5ovWEPH9oB29Px2jTXYzsMS1kfiwvzBW5WNe+5fcJ2hSlQbyoTR0NggWEDj16hpaCvPHjBRMJhLJrAB6bcgiZEIaEkH0mYi+9rpTdQbACL6t4Uu82BjWFlAmdvQjrY3rMW7iqyLGQe6SWLIeccKGd7q1ltEe4L68wcwQHhBcMQLPVDybxpixJwrisfU8SWDFxM7NfYN1tdjy7uR5OVDaIgq7ZnmFNgBXC+ZklRyEhrOstkg14JWuSTJYWVb/k9hkvzA2K1JAw6rGgfyJqXZwrkmR04K5ugz9dbooxc3YtgQQB+WnS6IzWUBFFkLFRd/xEtJC34lmQukCVPsumBmlQx4NhwZ5TTuVToK+5uayPBkc/H81OOvuQ6Ey4mC0qobNecSCQjNj7TA9vJTF/f0zThCOUAnZp2jfqy9Lspo9hlZGI8vpwM2t/4/IlIC3zuIUej7xbEAk4uidb8x5GfQbOqixYjqj+bS+jZVwE8JA5la X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a4c55fea-1c82-4ab0-ebf0-08dcf20375d3 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Oct 2024 19:06:25.7516 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Ws3jMVpjoO2InkrF9bikc4qYF3T39JI1NTYft/Jew2EYaer4ytobjqed5bYfrOuBxyeQMQ0/qNr3DSwvvk06hg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR04MB9939 Add PCIe support for i.MX8QXP MEK board. Signed-off-by: Frank Li --- Chagne from v1 to v3 - none --- arch/arm64/boot/dts/freescale/imx8qxp-mek.dts | 33 +++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts b/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts index 936ba5ecdcac7..facabd8478bbf 100644 --- a/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts +++ b/arch/arm64/boot/dts/freescale/imx8qxp-mek.dts @@ -45,6 +45,15 @@ usb3_data_ss: endpoint { }; }; + reg_pcieb: regulator-pcie { + compatible = "regulator-fixed"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "mpcie_3v3"; + gpio = <&pca9557_a 2 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + sound-wm8960 { compatible = "fsl,imx-audio-wm8960"; model = "wm8960-audio"; @@ -246,6 +255,12 @@ &cm40_intmux { status = "okay"; }; +&hsio_phy { + fsl,hsio-cfg = "pciea-x2-pcieb"; + fsl,refclk-pad-mode = "input"; + status = "okay"; +}; + &lpuart0 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_lpuart0>; @@ -272,6 +287,16 @@ &mu1_m0 { status = "okay"; }; +&pcieb { + phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>; + phy-names = "pcie-phy"; + pinctrl-0 = <&pinctrl_pcieb>; + pinctrl-names = "default"; + reset-gpios = <&lsio_gpio4 0 GPIO_ACTIVE_LOW>; + vpcie-supply = <®_pcieb>; + status = "okay"; +}; + &scu_key { status = "okay"; }; @@ -493,6 +518,14 @@ IMX8QXP_FLEXCAN2_RX_ADMA_UART3_RX 0x06000020 >; }; + pinctrl_pcieb: pcieagrp { + fsl,pins = < + IMX8QXP_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00 0x06000021 + IMX8QXP_PCIE_CTRL0_CLKREQ_B_HSIO_PCIE0_CLKREQ_B 0x06000021 + IMX8QXP_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02 0x04000021 + >; + }; + pinctrl_typec: typecgrp { fsl,pins = < IMX8QXP_SPI2_SCK_LSIO_GPIO1_IO03 0x06000021 From patchwork Mon Oct 21 19:06:02 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 13844567 Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2044.outbound.protection.outlook.com [40.107.22.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EAD41FBF6D for ; Mon, 21 Oct 2024 19:06:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.22.44 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729537594; cv=fail; b=u/b38ZkMseuwnPFQCv5bWsgxr81UxUQZsA4exaoTXK12sxfjlP6Wrr5ijy/8dI/LJh003i6E3JYuTbl+ksDjCP58q7wgqQi5r7OH7Dvpo9IrSrn91OUnl3iqyAEBxS4/Es9ij/DKWskvA76/V8Oa+FHJh3SPipcz7zne86yUaBY= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729537594; c=relaxed/simple; bh=quBOy9F1+t23iLBF1D8OT/ZmdCfUR7ECkZPSRNZTg2I=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=JVfv4WYa1ooH9YX50OSmTEemFc2eI7pFHS2aSM9gPAAvFZw2R5gCv+0iJkQv2i3gim25EoW5kO+EqCFUwDXxZ+/BQ5M2lvqLLyi1CIAamHmg+QNqHFnVyR4Qp8sHOHQXp/9r4bf+TTtX7iV3b3v098n4DYBv6R0RA1/hGIfKa9s= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b=bBorn2mg; arc=fail smtp.client-ip=40.107.22.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com header.b="bBorn2mg" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=zIiQcmRq0m+xEZDKDcRoCTuJbGh8CkuArqwotjtWuiTaD8ZqiepBfyUgM14Qp21vFGqBZDVELjfuer8s42GefMYg0MUNNBdVWhAfztLZUcfPhdjZFDYigHe3Uki1j5r69FRVRAUjUSqNgYzmR8k+ePe8Yom/JlfrdG9+8EaNlejFkDVHJb9j2qjRpa0TLzmOF5sa1R+TuEKP0eCXqe+JvZX3w2gfai9+RS+07vr7mzwl+47DkHgfjQrXIuOSwbRzNh4BCCtdBqRV+iUeu23q3rbU7c6Xye1jL3RLdh4QCxggc/EN6Q2D2qDJKbSLs5eYrJ11qvinAYWBzgOjM4WXRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YvtZqmvTygKX/T0ISYo4nCq7DwwBNtMMqw9KymU91e0=; b=kclj2z5SdVI5xb+6LrBOd2EXK0K3eP5+VdFDrC28Sv86nvocGTC941GSZmFBnzm8gY2vu2zwW71x2bzYP4x7mS3lOCkuZY4f6S02LIMQluXxC+jqobUcOLWdMSOzTVoWIaMlqeCVS0r1/HdxfwlHWu8W4G+L4sK0tMUSK9etXhpDron0crFzWLwCmQq80fS8fXn053HTdjJshtyi8dBaOJfO4naHIzO0ZiM95GnnPO7Qeey6P9skovWzSbTrNfl00ua2FUtCj8cZt9BVJ4j3ZZWArXu5Ltb8MwmINolu/Aljgt61zW0zLLt47dQiNtVdPl8DaSrbmgyGJqv5PqLjZA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YvtZqmvTygKX/T0ISYo4nCq7DwwBNtMMqw9KymU91e0=; b=bBorn2mgdseD/VKbV8cjtDsCifroH0Tyu2PPtXVRttHxEENEGdwObLxqVDkizAdrKGjYS13W/By9vk0Duid52V4YWxKP7Pnj6QGB4tz/vsDsaYaXwmm3mmj4tpU7XBQjIl8sFASB21MGQAXg1JbA0u6K0p/MNSHd6foVPk+YZ7TZAgxfA/6Gf2jtuogXtV2xzenAczUu/rFU/6S8XUapVxQPzBIe6sfm1nKkDBIdrHgDInmU50WWUDqU6Ffiyo1Xm4nqTx7WjZeRrJfVF4TlkZi8y4ytIdYmmV3Xhx8UkfzUe6BBhEbqMI6WHumysmF9cdTiRHVDD8ti1glHLylffA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) by DB9PR04MB9939.eurprd04.prod.outlook.com (2603:10a6:10:4c4::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8069.28; Mon, 21 Oct 2024 19:06:29 +0000 Received: from PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06]) by PAXPR04MB9642.eurprd04.prod.outlook.com ([fe80::9126:a61e:341d:4b06%4]) with mapi id 15.20.8069.024; Mon, 21 Oct 2024 19:06:29 +0000 From: Frank Li To: shawnguo2@yeah.net Cc: Frank.Li@nxp.com, conor+dt@kernel.org, devicetree@vger.kernel.org, festevam@gmail.com, imx@lists.linux.dev, kernel@pengutronix.de, krzk+dt@kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, robh@kernel.org, s.hauer@pengutronix.de, shawnguo@kernel.org Subject: [PATCH v3 4/4] arm64: dts: imx8qm-mek: Add PCIe and SATA Date: Mon, 21 Oct 2024 15:06:02 -0400 Message-Id: <20241021190602.1056492-4-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241021190602.1056492-1-Frank.Li@nxp.com> References: <20241021190602.1056492-1-Frank.Li@nxp.com> X-ClientProxiedBy: SJ2PR07CA0006.namprd07.prod.outlook.com (2603:10b6:a03:505::18) To PAXPR04MB9642.eurprd04.prod.outlook.com (2603:10a6:102:240::14) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB9642:EE_|DB9PR04MB9939:EE_ X-MS-Office365-Filtering-Correlation-Id: 5464f933-6662-4725-29cb-08dcf20377f2 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|7416014|52116014|376014|1800799024|38350700014; X-Microsoft-Antispam-Message-Info: DUfA2e90nN8gsXIbzzKhFHWeaoe+FK3l7wT3K2td+sHVmcM9VlaGRF7q+Nd/NzcVlbgq2PiOeIJDVShYSQAWmcBcPWjlLdjelicp4Vn8S3j6jJ2+O5w+nIqjlAsMdIwtIiw/p5pjPmquq++QNtFILswNNVM9+3xFpHxDGECCaqDqTyrgn7ixuOSpHuc2ZAYwvsUzIUboMykMjhAy9f3Qc/gViqt83DRfKmFzY7BqOVPgAqQPYBbz3qxuaPaagph3/LbHuBLwk3p4j1QW3TorAhP5bQQ3psfK+PChUl6UEcb2k2xKye7nNYxTfL0ytECrGvSCM2HoxkjiMLXJmKtj9yEgZKqELcU5+SkeNG1EcsQNYjnwKAHTq7ba4DJpw2Ck0KfwxZ3RBtaQ6G4K4GHq6pmUhgl3BelFoz7tjXjrGyoN1jqUAlmyctxi3F89AyBZ4I8dibIynTOLPPTPSgaETKGy0u7p0OjLtyb0cIRNZO21+H/w4HWK3dD9sizUwkZMW8uPH/xBqJQY6zH4z9fdiGYUoMlBnLO9ZV2tv8GL+QqCNiW7J8ON2CaNfrtlpyAzYvIjK7MSxe+EPjz7Q5Ia3LcU/ahiuvmrN/MOJY6pEvGLgFZZ0KSav0rvwA+m7rWaat08TzMm77kZdTgQZCB09dlQQ6KuaNFgTWP3M02UIBnMHZXw/B16rawH7LMJ4yVgreW+vOSTCmPzEVje8XiNBIfXz5Dh5zulwLZoOMdToqaenAXB1nAYRxKQCosvnd3MvczkkcRuHIlNTr7MVG4klBI5NAJe9N1/S/UYEXkx+bhfzwMsbYchMHP/w1/Sbjwv27/XeGx/p5iPrax+HDByFcfL0Uxe0BbKK2gvHWPJfCF9kYYFb9FwvfGvwNSyRu3sXGM+E+7NE0Vii1I0z4UHRsCMHPYBcpO1im84XCgUp18vSmL0wEpQwNvmaVHKGtNIsvrc2rxXNkaBiEF3eZsSeseMZHd4bFkhV7lsmF1Mst5Nq7UOPsGDbZEW3eYYJ0kfiVfoI4k2onojR4GIVpzDCD/xEtV3yJ3+ETa3qGTABVM+1APR3Obs0XFh985BYrSchbwwyfap7+6okCFWyvKdhagCmkQoyv6TkBlFjnwV6hVY9EsDIlZJjmCqJJSQQiz+Zoitz1cvcyNLzgCm6elmFbkDNcwiBPH6gsWaGl3pMJF6RgcStiAlfN0ysnZQlOTM1vqaT+7pxWokmt0mDYB1QCwxlNCWtnhZX3PchnPuRLndHCyEJPV7QGCAcfY8cqZA+IdaQt3EFlJUjQogTLlCQq8LEdA09673TLKj4UxbDaaqfPtBqoeQbfoKmh9bfw2TGMdlG1wC5Dt6CZkjN/5zHWJNKxXa8DpRvWIEt/JM/uw= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9642.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(7416014)(52116014)(376014)(1800799024)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: qccQRkHLYlow2/lkgiwKRtyGYmPabwmmKu7eZDB63YhNzegfL4ffB4zuKgS7qKdoUOgDStaDwEaTtE3M0NI/bY4/ExLXq0njBD1mJPGG787cC57Q7mtUwzBU93uIgksFI02U4PHt7TeS3dBJezxuak0tTVJzmQXNjKhGRUSQU/kMbd+JjMpLUXNmJmBDsWbn8U+zL/UJ7iFeB9DlqNZ4U3j1H6rGV48WimO8Pfo391Ed2ttOdrVADElMlh8sdAJBRwXew37VmEi5tOdpwnFPuYvZSPVVJ6XOFvRpC7dlrKgezCdipq4iD9aQRcSwnluHPRqspjAJoMWz3FHFPfDc87h0nzzb2r0gm2gS5TCRv2Ofccgc65OgbZKf3AVkOVAx6wLGzSEljf/ur3jlKTVeq6aE/K6Yrn7++yBV5KcU+F3qqGKQMXmVL3ooiZaCFRdYOYnv8RoIgjTBg+TlXqKgOgFeLD1StNqvIB7WCH41zyTBZaQQ+84RJWgyKBvXV2rbaMSXi9j85o0Aeff/XA9Goa3Os77aSXX5K0256RcChvG3Yz1f30fNOltUFxeHdZqwWJLhdG6mdfKZgx9vOjGtEiq30TMafk54OXQIX353xr/lemF5//dG6ADwSlL4jIGJTqLlYfKjarMPrepfYFT+t3sRMdWzWhgWAxuSx9gSD7V76wXjNz5EymJ88h5sQzGRzM34678TnpnkgzRl2goRBX8kQwMrZDBTdbJTrrEjvbPfFjAy79QnAOBrGZnyz6Mi3tiXi2T56EZT3ZUXD9XlzqunQIo0CBtEP3uPXSmpkxiugAK6OR3dbcyA9e89usXUNFhjb5jvfbQG+FKiiwGV/xDHhcy4N242u0QO5pixmb/ZaDSUW7D4u1inxvU7YxtpOMrQ8syyD36Lw//n/1IsKIqCNz31x361AN1E8KN2uvWBf8k4vD5aY8Y4+/8+wUMcSH6Fx6Jgp2Xq/ZMiv3xD+YvUeEoyyJHY2Lo8hddEQyMZQuvZHeHNFO9IFiJJEU86VQwpCAu8ZcNkWgIfMND0P2MZmjMiJfIWl6cXovws/DiQboyV/1r4hKbl07lCGOHw+yEfvJRlklI1KOhnTp0bHigfExz2wveVHRwG8C7fX8jAHVbsD4vFYy9bQXnaPi4z3VrM9EZSetVUXgm3vXkT/G6atEQOmHDDOYEZ87hxN2hescTiP6y51QWo4yYpCMo6NjjRk3nDFG4N5aO46VxILf36wFHSdnVcktrr9yZl5jz/5P6xCI2D8LyOvlZaEaiz1wI1EySpvK0GaRxAZFRpvkNBAKR5c9eqM0B4hEfhvkQSVicK0MOQhKQ//8kbieeUWG9iQloicRhG9EsLSA4qTcEiMldBVViBNscLifMloSY20CD/W3ABGz5sY76SmrmBtbRoX8ODSOnS72Wzs2+vZj7Gcb4ydDWycTDUmnJBQuJoM3ie33o4uMiBX6thzHkDqnBL5g7uirtmFoYHtB2LrUMasWnj+wJPBfmsYMzG7LMkXKCgJgP+5K1W9qgd8B8mZJAYRqiAW2ycMKDpxHoruaxmcwqD9b4FcnTc93dnG3spGQK9ywFADxdfFahaqC5V X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 5464f933-6662-4725-29cb-08dcf20377f2 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Oct 2024 19:06:29.2305 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 7KVh/Wgbmf2b6kSNp3zTb+vlSDDxdP8tSlyN/CD7xEXKbuytptDEXuFpjCcCTEuaWsY3thTB94GogenZgViswQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR04MB9939 Add PCIe[a,b] and SATA support for i.MX8QM-MEK board. Signed-off-by: Frank Li --- Change from v2 to v3 - sata -. SATA in commit message change from v1 to v2 - add space before { --- arch/arm64/boot/dts/freescale/imx8qm-mek.dts | 62 ++++++++++++++++++++ 1 file changed, 62 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8qm-mek.dts b/arch/arm64/boot/dts/freescale/imx8qm-mek.dts index 62203eed6a6cb..e983633a4bb31 100644 --- a/arch/arm64/boot/dts/freescale/imx8qm-mek.dts +++ b/arch/arm64/boot/dts/freescale/imx8qm-mek.dts @@ -181,6 +181,17 @@ reg_can2_stby: regulator-can2-stby { vin-supply = <®_can2_en>; }; + reg_pciea: regulator-pcie { + compatible = "regulator-fixed"; + pinctrl-0 = <&pinctrl_pciea_reg>; + pinctrl-names = "default"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "mpcie_3v3"; + gpio = <&lsio_gpio1 13 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + reg_vref_1v8: regulator-adc-vref { compatible = "regulator-fixed"; regulator-name = "vref_1v8"; @@ -296,6 +307,12 @@ &cm41_intmux { status = "okay"; }; +&hsio_phy { + fsl,hsio-cfg = "pciea-pcieb-sata"; + fsl,refclk-pad-mode = "input"; + status = "okay"; +}; + &i2c0 { #address-cells = <1>; #size-cells = <0>; @@ -541,6 +558,25 @@ &fec2 { status = "okay"; }; +&pciea { + phys = <&hsio_phy 0 PHY_TYPE_PCIE 0>; + phy-names = "pcie-phy"; + pinctrl-0 = <&pinctrl_pciea>; + pinctrl-names = "default"; + reset-gpio = <&lsio_gpio4 29 GPIO_ACTIVE_LOW>; + vpcie-supply = <®_pciea>; + status = "okay"; +}; + +&pcieb { + phys = <&hsio_phy 1 PHY_TYPE_PCIE 1>; + phy-names = "pcie-phy"; + pinctrl-0 = <&pinctrl_pcieb>; + pinctrl-names = "default"; + reset-gpio = <&lsio_gpio5 0 GPIO_ACTIVE_LOW>; + status = "disabled"; +}; + &qm_pwm_lvds0 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_pwm_lvds0>; @@ -640,6 +676,10 @@ &sai7 { status = "okay"; }; +&sata { + status = "okay"; +}; + &iomuxc { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_hog>; @@ -829,6 +869,28 @@ IMX8QM_LVDS1_I2C1_SDA_LVDS1_I2C1_SDA 0xc600004c >; }; + pinctrl_pciea: pcieagrp { + fsl,pins = < + IMX8QM_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO28 0x04000021 + IMX8QM_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO29 0x06000021 + IMX8QM_SCU_GPIO0_07_SCU_DSC_RTC_CLOCK_OUTPUT_32K 0x20 + >; + }; + + pinctrl_pciea_reg: pcieareggrp { + fsl,pins = < + IMX8QM_LVDS1_I2C0_SDA_LSIO_GPIO1_IO13 0x06000021 + >; + }; + + pinctrl_pcieb: pciebgrp { + fsl,pins = < + IMX8QM_PCIE_CTRL1_CLKREQ_B_HSIO_PCIE1_CLKREQ_B 0x06000021 + IMX8QM_PCIE_CTRL1_WAKE_B_LSIO_GPIO4_IO31 0x04000021 + IMX8QM_PCIE_CTRL1_PERST_B_LSIO_GPIO5_IO00 0x06000021 + >; + }; + pinctrl_pwm_lvds0: pwmlvds0grp { fsl,pins = < IMX8QM_LVDS0_GPIO00_LVDS0_PWM0_OUT 0x00000020