From patchwork Tue Oct 29 01:37:32 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mariel Tinaco X-Patchwork-Id: 13854327 Received: from mx0b-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 167A913C3F6; Tue, 29 Oct 2024 01:38:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730165903; cv=none; b=Rl1lP/kNOk23Zp63qKBRkjK18ldupmN9pflRZM1wz3NMo/O963qDfDjLJLKMdGYNMp63zJT1Eu2C1qR870OZ2MSChAjpjvZefzcteawm3waRbcoD68TrFojB+OqXTZ19HW4+VCbbeTf9Hi1qaSV+YoDrkSYqfvSJAPlJfXCaxmk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730165903; c=relaxed/simple; bh=iiq8pcF6gzMUjajJygEgzAbEhgkhpc4eAQdhHEt9T5Q=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=K7MkgHlkFVomMuV1BG6MpUokFpSDSfm+4qXM50zF6V0i04v08N/eim/L4uj9FMrXgAZsFb4WOUs+CNT4nzW+l1KxW8wRXVuiHxqySKniHSSYVa++ig3L8HIjPgbgeg0+pBUBzjV3fHUGL58MC29bdkljBvbTDwMqki0LADBU+yo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=j9VinrGc; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="j9VinrGc" Received: from pps.filterd (m0375855.ppops.net [127.0.0.1]) by mx0b-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49T06Vqd022024; Mon, 28 Oct 2024 21:38:02 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h= content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=dfRbl Gqt1c4ONfMKH8jiRRkP+hHB69/XcSVFec5aFyM=; b=j9VinrGcqRmC69OPskxT7 URbUEInjvkxh1G6sNjCll6CA5xLzwHxSrjES7dmkuzGaUYaQhPSviU+FUcZbUT18 ztU5vAcVJ/HksQzomb0DB0jx6OJEhHUhSX8tL40Qxu7SUTEZzvo1cxpXbey5u0ZR MlJae52V8R1wZJME68BgxoHXFdYSRv6v6RXamAqTvBXSuwNn2zNGwgEfmWLZ9idi jcFnZXE1f4MDQKdc0bao/jrwv52Fki+fdyyyCDxiXr/CdZdKgsnPt9juriNEcDkY phOOK+KKRI4zPbmdcYm9xMkUmpJZ8rmmeZtijaOlqcxlNeNt+4GDMPbN4uTn92jZ w== Received: from nwd2mta3.analog.com ([137.71.173.56]) by mx0b-00128a01.pphosted.com (PPS) with ESMTPS id 42jmvfrbpd-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 28 Oct 2024 21:38:02 -0400 (EDT) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta3.analog.com (8.14.7/8.14.7) with ESMTP id 49T1c1YH018887 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 28 Oct 2024 21:38:01 -0400 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 28 Oct 2024 21:38:01 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 28 Oct 2024 21:38:01 -0400 Received: from MTINACO-L03.ad.analog.com (MTINACO-L03.ad.analog.com [10.117.223.14]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 49T1bgJP031384; Mon, 28 Oct 2024 21:37:55 -0400 From: Mariel Tinaco To: , , , Guenter Roeck , Jean Delvare , Delphine CC Chiu , Jonathan Corbet , , , Frank Li , Conor Dooley , Krzysztof Kozlowski , Rob Herring Subject: [PATCH 1/3] dt-bindings: hwmon: ltc2978: add support for ltc7841 Date: Tue, 29 Oct 2024 09:37:32 +0800 Message-ID: <20241029013734.293024-2-Mariel.Tinaco@analog.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241029013734.293024-1-Mariel.Tinaco@analog.com> References: <20241029013734.293024-1-Mariel.Tinaco@analog.com> Precedence: bulk X-Mailing-List: linux-hwmon@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-ORIG-GUID: mWEgv9mvtHlG6fSMeOUhJ25pJsLWrIcv X-Proofpoint-GUID: mWEgv9mvtHlG6fSMeOUhJ25pJsLWrIcv X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 mlxlogscore=974 suspectscore=0 phishscore=0 malwarescore=0 spamscore=0 lowpriorityscore=0 mlxscore=0 priorityscore=1501 adultscore=0 bulkscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410290011 Add LTC7841 to supported devices of LTC2978. It has similar set of registers to LTC7880, differing only in number of output channels and some unimplemented PMBUS status and functionalities. Signed-off-by: Mariel Tinaco Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/hwmon/lltc,ltc2978.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/hwmon/lltc,ltc2978.yaml b/Documentation/devicetree/bindings/hwmon/lltc,ltc2978.yaml index 1f98da32f3fe..37e1dc9c7dd3 100644 --- a/Documentation/devicetree/bindings/hwmon/lltc,ltc2978.yaml +++ b/Documentation/devicetree/bindings/hwmon/lltc,ltc2978.yaml @@ -26,6 +26,7 @@ properties: - lltc,ltc3886 - lltc,ltc3887 - lltc,ltc3889 + - lltc,ltc7841 - lltc,ltc7880 - lltc,ltm2987 - lltc,ltm4664 @@ -50,6 +51,7 @@ properties: * ltc2977, ltc2979, ltc2980, ltm2987 : vout0 - vout7 * ltc2978 : vout0 - vout7 * ltc3880, ltc3882, ltc3884, ltc3886, ltc3887, ltc3889 : vout0 - vout1 + * ltc7841 : vout0 * ltc7880 : vout0 - vout1 * ltc3883 : vout0 * ltm4664 : vout0 - vout1 From patchwork Tue Oct 29 01:37:33 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mariel Tinaco X-Patchwork-Id: 13854328 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4D93C80038; Tue, 29 Oct 2024 01:38:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730165909; cv=none; b=nHCxlyd8RBCBLJ4OF8FNyK3StCKAQqkSxBoZw+jErtzothVJzxUDN5LCfvh+Hy+3zvvXJpzN+DHITU+jmzLyw257N2oavu1QTSqFQ/ThDJqxdfs8MNtze/Z5TVlUgFmoUGIUGGe89bD3v3QzWu0PUPKHDaREZ38+53LDlon2+X0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730165909; c=relaxed/simple; bh=eCNB5wF2R6P3WB1eKcCUU1ffxNYqoGQG765Zk+6TdVw=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=bmpvkI1pOfVwFgSnPxlMrSEhrKLNDgWafFmwelcNNw3HbRXA3aLuDma4c1waWJGnDO9mVm7d0ucVJoYDgD/wyC9cnJp7MI5O3dapjrGsIVttMIaX25Smocuov4HlTMyHqLodqQJavjLRfqhN5U667hFQxi76RsqmV8b1ItwS8gY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=vxOpatxD; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="vxOpatxD" Received: from pps.filterd (m0167089.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49T0pcPk008321; Mon, 28 Oct 2024 21:38:09 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h= content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=PyCyY lK1U9iDYZ6CulqicxRvxiYVM9Frem1vhHB+lLo=; b=vxOpatxDyx+zbDue21Q2V 49p41ezH+DLc4KKi9RlvCMn2Qoa2EvuHLNzmxXRin9YSFs4gxQx5aqnnLghGR/Wx ssL20i6XeTU00SPvBx5wgNDJ2uR1pBEI3goj3NmOpYy4YwFV7HTiUnc6neSvo/wh g9QPHSCM7p0ln+xUBQRC0Lp6jnvp7vVas7kx51rt1o5k2d/C9RcBwBddi2gMrgMy hBnoDOgNQht+k4VR3J8+tvLEn2SJ8evAGj9EJdie65v8RMI2EO+2VhXI4YvjgBQR AAO3NqVEbM5IzBneueQCV6Hazsh0YsRq7BakjJnhYZKGjU8gVl46VESCJ+yY3u+M A== Received: from nwd2mta3.analog.com ([137.71.173.56]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42gwb2k4u3-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 28 Oct 2024 21:38:08 -0400 (EDT) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta3.analog.com (8.14.7/8.14.7) with ESMTP id 49T1c7b4018905 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 28 Oct 2024 21:38:07 -0400 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 28 Oct 2024 21:38:07 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 28 Oct 2024 21:38:07 -0400 Received: from MTINACO-L03.ad.analog.com (MTINACO-L03.ad.analog.com [10.117.223.14]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 49T1bgJQ031384; Mon, 28 Oct 2024 21:37:59 -0400 From: Mariel Tinaco To: , , , Guenter Roeck , Jean Delvare , Delphine CC Chiu , Jonathan Corbet , , , Frank Li , Conor Dooley , Krzysztof Kozlowski , Rob Herring Subject: [PATCH 2/3] hwmon: (pmbus/ltc7841) add support for LTC7841 - docs Date: Tue, 29 Oct 2024 09:37:33 +0800 Message-ID: <20241029013734.293024-3-Mariel.Tinaco@analog.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241029013734.293024-1-Mariel.Tinaco@analog.com> References: <20241029013734.293024-1-Mariel.Tinaco@analog.com> Precedence: bulk X-Mailing-List: linux-hwmon@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-ORIG-GUID: k5BWO7Gnl1BeJexMba159Z3USET0sdve X-Proofpoint-GUID: k5BWO7Gnl1BeJexMba159Z3USET0sdve X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 spamscore=0 priorityscore=1501 mlxlogscore=999 adultscore=0 suspectscore=0 mlxscore=0 lowpriorityscore=0 bulkscore=0 clxscore=1015 malwarescore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410290011 Add LTC7841 to compatible devices of LTC2978 Signed-off-by: Mariel Tinaco Reviewed-by: Guenter Roeck --- Documentation/hwmon/ltc2978.rst | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/hwmon/ltc2978.rst b/Documentation/hwmon/ltc2978.rst index edf24e5e1e11..651ca4904c66 100644 --- a/Documentation/hwmon/ltc2978.rst +++ b/Documentation/hwmon/ltc2978.rst @@ -1,3 +1,5 @@ +.. SPDX-License-Identifier: GPL-2.0 + Kernel driver ltc2978 ===================== @@ -117,6 +119,14 @@ Supported chips: Datasheet: https://www.analog.com/en/products/ltc3889 + * Linear Technology LTC7841 + + Prefix: 'ltc7841' + + Addresses scanned: - + + Datasheet: https://www.analog.com/en/products/ltc7841 + * Linear Technology LTC7880 Prefix: 'ltc7880' @@ -290,6 +300,7 @@ in[N]_label "vout[1-8]". LTC7880, LTM4644, LTM4675, LTM4676, LTM4677, LTM4678, LTM4680, LTM4700: N=2-3 - LTC3883: N=2 + - LTC7841: N=2 in[N]_input Measured output voltage. @@ -420,6 +431,7 @@ curr[N]_label "iout[1-4]". LTM4664, LTM4675, LTM4676, LTM4677, LTM4678, LTM4680, LTM4700: N=2-3 - LTC3883: N=2 + - LTC7841: N=2 curr[N]_input Measured output current. From patchwork Tue Oct 29 01:37:34 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Mariel Tinaco X-Patchwork-Id: 13854329 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6316213C3F6; Tue, 29 Oct 2024 01:38:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730165911; cv=none; b=prLV+oFeBbh8XMEJD5FtkPKV3O7aMGoMvplm5A61EaXviseEf3/xpezyae93JZo5Qs0cIqRt/pUFpzgYuCq87i7O+m7wOKAIh6gdSPvzIBkMgC9J3PhK68qpzaJNXJyriEcwXFCoPbl7Cd15o4NpFbTD0k3nLOmtZpaHxUhgPJ8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730165911; c=relaxed/simple; bh=FK7FJ1NakIuFl1DY4Wq7E0A24NQ2ar4oPQk7kkTCPcQ=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Sm3rwak1vQMuoGnS5wcW+LQtGFqHpWDUZmGarcIW1IlcTfUgDIGveZJARX3ZNhlz07JeP9wpoLU8F7titCnFl4BpgAvsa8zNnS3vY/kuXTsGoU3Wsp8B+PVErsU4lRj7IdlVlQor2anS+QSDCRMjzs3rnvClzT4IFfxjbW+9UJg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=ZUXO2TKl; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="ZUXO2TKl" Received: from pps.filterd (m0167088.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49SMk9Lf027636; Mon, 28 Oct 2024 21:38:11 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h= content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=FWkrk QdfhdZu4b9/Od2xDQrjn4cLmKxHKOYM9xC/GVg=; b=ZUXO2TKlQjchgwTLmd7qt wkHpwycv0X458HFuYjbILmpuFszO3UJ/5gwjW7tZacc1dzWXFB2xaLFU/WPonpFj DESmwEgozLICKjK/G7157/YoCPze3mryc4n3InwVXjvKDxugM28GpZWq94hT4/1i jM36mTN8rtZEgkCukToMSYWcDHAdcVPdKj9tjpiXCSUS89CG+aHMlriM4yLtsseo KEMONmOE0wxohhoJS5oTfta9BTAzPwbVWyV7N7rfukTUlEFo5ZtaCTBf1AZhJTYX fs+3bzbbMvWOwhNaG76Yy5Q6oUKbAAXxzOreBHtn/FXkc8vHrFw40Px1txuzIr3x w== Received: from nwd2mta3.analog.com ([137.71.173.56]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 42gt92ukjp-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 28 Oct 2024 21:38:11 -0400 (EDT) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta3.analog.com (8.14.7/8.14.7) with ESMTP id 49T1cA8X018910 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 28 Oct 2024 21:38:10 -0400 Received: from ASHBCASHYB4.ad.analog.com (10.64.17.132) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 28 Oct 2024 21:38:09 -0400 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBCASHYB4.ad.analog.com (10.64.17.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 28 Oct 2024 21:38:09 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 28 Oct 2024 21:38:09 -0400 Received: from MTINACO-L03.ad.analog.com (MTINACO-L03.ad.analog.com [10.117.223.14]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 49T1bgJR031384; Mon, 28 Oct 2024 21:38:03 -0400 From: Mariel Tinaco To: , , , Guenter Roeck , Jean Delvare , Delphine CC Chiu , "Jonathan Corbet" , , , Frank Li , Conor Dooley , Krzysztof Kozlowski , Rob Herring Subject: [PATCH 3/3] hwmon: (pmbus/ltc2978) add support for ltc7841 Date: Tue, 29 Oct 2024 09:37:34 +0800 Message-ID: <20241029013734.293024-4-Mariel.Tinaco@analog.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241029013734.293024-1-Mariel.Tinaco@analog.com> References: <20241029013734.293024-1-Mariel.Tinaco@analog.com> Precedence: bulk X-Mailing-List: linux-hwmon@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-GUID: mYpGhXks3Cff0-9Btl0zeXOKFeTiXbdy X-Proofpoint-ORIG-GUID: mYpGhXks3Cff0-9Btl0zeXOKFeTiXbdy X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 suspectscore=0 phishscore=0 mlxlogscore=999 priorityscore=1501 clxscore=1015 adultscore=0 bulkscore=0 impostorscore=0 malwarescore=0 lowpriorityscore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410290011 Add support for LTC7841. The LTC7841 is a high performance PolyPhase® single output synchronous boost converter controller. Multiphase operation reduces input and output capacitor requirements and allows the use of smaller inductors than the single-phase equivalent. The relevant registers in the LTC7841 are similar to the LTC7880, only reduced by some amount. So it's just a matter of adding the chip id. The device also doesn't support polling, on top of the reduced register set, so a separate case for setting the chip info is added. Signed-off-by: Mariel Tinaco Reviewed-by: Guenter Roeck --- drivers/hwmon/pmbus/Kconfig | 6 +++--- drivers/hwmon/pmbus/ltc2978.c | 20 ++++++++++++++++++-- 2 files changed, 21 insertions(+), 5 deletions(-) diff --git a/drivers/hwmon/pmbus/Kconfig b/drivers/hwmon/pmbus/Kconfig index a4f02cad92fd..f6d352841953 100644 --- a/drivers/hwmon/pmbus/Kconfig +++ b/drivers/hwmon/pmbus/Kconfig @@ -224,9 +224,9 @@ config SENSORS_LTC2978_REGULATOR depends on SENSORS_LTC2978 && REGULATOR help If you say yes here you get regulator support for Linear Technology - LTC3880, LTC3883, LTC3884, LTC3886, LTC3887, LTC3889, LTC7880, - LTM4644, LTM4675, LTM4676, LTM4677, LTM4678, LTM4680, LTM4686, - and LTM4700. + LTC3880, LTC3883, LTC3884, LTC3886, LTC3887, LTC3889, LTC7841, + LTC7880, LTM4644, LTM4675, LTM4676, LTM4677, LTM4678, LTM4680, + LTM4686, and LTM4700. config SENSORS_LTC3815 tristate "Linear Technologies LTC3815" diff --git a/drivers/hwmon/pmbus/ltc2978.c b/drivers/hwmon/pmbus/ltc2978.c index 73a86f4d6472..a6eb4d4b5487 100644 --- a/drivers/hwmon/pmbus/ltc2978.c +++ b/drivers/hwmon/pmbus/ltc2978.c @@ -23,7 +23,8 @@ enum chips { /* Managers */ ltc2972, ltc2974, ltc2975, ltc2977, ltc2978, ltc2979, ltc2980, /* Controllers */ - ltc3880, ltc3882, ltc3883, ltc3884, ltc3886, ltc3887, ltc3889, ltc7132, ltc7880, + ltc3880, ltc3882, ltc3883, ltc3884, ltc3886, ltc3887, ltc3889, ltc7132, + ltc7841, ltc7880, /* Modules */ ltm2987, ltm4664, ltm4675, ltm4676, ltm4677, ltm4678, ltm4680, ltm4686, ltm4700, @@ -50,7 +51,7 @@ enum chips { #define LTC3880_MFR_CLEAR_PEAKS 0xe3 #define LTC3880_MFR_TEMPERATURE2_PEAK 0xf4 -/* LTC3883, LTC3884, LTC3886, LTC3889, LTC7132, LTC7880 */ +/* LTC3883, LTC3884, LTC3886, LTC3889, LTC7132, LTC7841 and LTC7880 only */ #define LTC3883_MFR_IIN_PEAK 0xe1 /* LTC2975 only */ @@ -80,6 +81,7 @@ enum chips { #define LTC3887_ID 0x4700 #define LTC3889_ID 0x4900 #define LTC7132_ID 0x4CE0 +#define LTC7841_ID 0x40D0 #define LTC7880_ID 0x49E0 #define LTM2987_ID_A 0x8010 /* A/B for two die IDs */ #define LTM2987_ID_B 0x8020 @@ -548,6 +550,7 @@ static const struct i2c_device_id ltc2978_id[] = { {"ltc3887", ltc3887}, {"ltc3889", ltc3889}, {"ltc7132", ltc7132}, + {"ltc7841", ltc7841}, {"ltc7880", ltc7880}, {"ltm2987", ltm2987}, {"ltm4664", ltm4664}, @@ -654,6 +657,8 @@ static int ltc2978_get_id(struct i2c_client *client) return ltc3889; else if (chip_id == LTC7132_ID) return ltc7132; + else if (chip_id == LTC7841_ID) + return ltc7841; else if (chip_id == LTC7880_ID) return ltc7880; else if (chip_id == LTM2987_ID_A || chip_id == LTM2987_ID_B) @@ -854,6 +859,16 @@ static int ltc2978_probe(struct i2c_client *client) | PMBUS_HAVE_POUT | PMBUS_HAVE_TEMP | PMBUS_HAVE_STATUS_TEMP; break; + case ltc7841: + data->features |= FEAT_CLEAR_PEAKS; + info->read_word_data = ltc3883_read_word_data; + info->pages = LTC3883_NUM_PAGES; + info->func[0] = PMBUS_HAVE_VIN | PMBUS_HAVE_IIN + | PMBUS_HAVE_STATUS_INPUT + | PMBUS_HAVE_VOUT | PMBUS_HAVE_STATUS_VOUT + | PMBUS_HAVE_IOUT + | PMBUS_HAVE_TEMP | PMBUS_HAVE_STATUS_TEMP; + break; default: return -ENODEV; } @@ -907,6 +922,7 @@ static const struct of_device_id ltc2978_of_match[] = { { .compatible = "lltc,ltc3887" }, { .compatible = "lltc,ltc3889" }, { .compatible = "lltc,ltc7132" }, + { .compatible = "lltc,ltc7841" }, { .compatible = "lltc,ltc7880" }, { .compatible = "lltc,ltm2987" }, { .compatible = "lltc,ltm4664" },