From patchwork Mon Nov 11 13:59:37 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13870778 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2059.outbound.protection.outlook.com [40.107.241.59]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4CD3419E97E for ; Mon, 11 Nov 2024 13:59:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.59 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333593; cv=fail; b=bkQYZKkZy1zqnY1QWXXCaG0Qa/F4T3y3XK+t2tOUoJwDalB3r2f3mP+WaNQAoghkhcyIbwnKUtZBd7lTOVHYR1tB8VGgiJuIexXcaCDbxjXzdmWxYDIS4U85cu094Lh9UeJ+R39ByOkmAKC+ATUSBAzz6NLMaMEgqUh2/H2SvVo= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333593; c=relaxed/simple; bh=S1n4Im2tKny1jc3z1DgaPcgNi8gz7t8gvzexrh/HPjc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=WzFm6zKtjRrKRwGUnlDnqxMpiEQwakgZ3Cc9FWR2jXAdZZ92Ef18PBx6GUlPBxdZZcBgqImEZzc9iQwkbYEOt49zyfXUb/r2FScVm8dFiBAf7xFlZXX0DXPupfiPWYetq8BFISOU1ys7Vb95G8gynl2CTUu9ILv3VW3ZVsFzlqE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=Udjt1Qo7; arc=fail smtp.client-ip=40.107.241.59 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="Udjt1Qo7" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=cNheTlcLVkq6fX8rBMYqi0o/1NxpWD9gIthtP7574uAyvpb6+PdXHi6Mbt0Mel3fYNIMK9+qopTXZmXrxUGVmR5GkxzFXmh1BScutVZuK/NQvIMeb1VT4NwncstYSZKiXuTtn+okTnZwf2Vk7VtWo/9s55pMDSxmYmAgVQ2j7jOsA2DtRB9IL9BK8Svj56bOCngfpoi9rQSvlEccV17h2iFGmar3IoH10WlwpwgIdcHZgGavtNJdWgdQmFkFX5ehShhJUct8IX4JQabBjKpahz5POq40xMi/W4rv3JWwhr3k8TMYWLUQWCz7ize4v6lhnJciCqNuGo4GN3vQQqPsHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=02ey7NkJcvEsc6BZIQJbGQahJL+2StBIKYXsaxNiRb8=; b=dHj/y8AE79gitrKDLt0mEaGy/0zryPRPZGIAG3/dtj38yHhaxPuJJxc5v5MKBy3QcVYDy+48sQFZk0lnQV8DZgUdGhEWFFcKBijQGzqGjB5ayjXWrgpzlOSWZdMqGIh68qQPULlu7wI399RWOtzVVnUHN+GVP+EBbwNKVyrubOk88/4zeiuVBcgElw3jZoNF0oT9fHrYUbD5FRQchf6/uFguDhQy/QW7EEx8fZnXUocvYAAjJtZZtjbJ0EzHi1FvG1hnzHnnYU/H2W4MldCGqRAHZqie6MkRFG8R6/13Wt4Wt7pK/UWAvqqyfJRA8NPyq08WuvbzAvu+foi6pozbUw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=02ey7NkJcvEsc6BZIQJbGQahJL+2StBIKYXsaxNiRb8=; b=Udjt1Qo7GgOs7Y5pqJZW5oGnVxagLtBfZ4uBlnHQqQjbYmvUPqjILz2shc19ZCAb8FzWeCimAc90Zk6rOF1Hf/f0J8SCRbewdVFE2RuvVj8+47drTl/WfHJJLace211l1bVVFErJPbSOnE1E7MpPyjexRNNCdkb7E0yA1eFJgg94261R2uFOb6J04Rrfd5usPQygvI6J6rz7PamcytYdwh1UEC8u3E9VGxNWdEvkmQBhBigJihzrMlHIJB6wuojj3J7wtxVYgpdvn0TF+DuLlAQnkWauEPDCE60YX6NNVKfp25u7RBT4KCt4dRNoLapH7tAJGCqOIPYZbF0HPvTHDw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PAXPR04MB9075.eurprd04.prod.outlook.com (2603:10a6:102:229::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8137.28; Mon, 11 Nov 2024 13:59:46 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8137.018; Mon, 11 Nov 2024 13:59:46 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan-Gabriel Roman , Ghennadi Procopciuc Subject: [PATCH v4 1/4] dt-bindings: rtc: add schema for NXP S32G2/S32G3 SoCs Date: Mon, 11 Nov 2024 15:59:37 +0200 Message-ID: <20241111135940.2534034-2-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> References: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AS4P195CA0011.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:5e2::15) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PAXPR04MB9075:EE_ X-MS-Office365-Filtering-Correlation-Id: 370f6f5a-be6c-4448-16ff-08dd0259198f X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?lM8AyJNAgUtatwdSfQr8lT1ykr5VCx3?= =?utf-8?q?e4s7OqmAe0oB8SGrThI560ej1wTGiOhVDBBzY8leleWr3Arv+gK7ruAzjRoXrhGa6?= =?utf-8?q?phXtURimIvfLMBoO2Q/iR9e166qLaR7td7YGOX9ssIahRbZ+arphpUtFLKL2EFoZv?= =?utf-8?q?UrHQKv13dU8M+V17Fl0JpcJW8FHDpw6/u9gDELH9DnHVnxfIuusm4efy1yeHBGiYf?= =?utf-8?q?fNW6P770xkWpMEE2hIz3wqr0eVfBfAT7Ak69dxN3vvKkmSp/fb0nvSDgPFjqSYk9B?= =?utf-8?q?DqDKKEbg3W+HSS94+EokTS4eV1stxIb77IdjGzYQiP1hsXccoJ4CEZdyRV2AzmXCo?= =?utf-8?q?t31kGvixC80l/xutzG/s7ZBE3pV45Fpnfo39T70aW1SHUsQxvx9eQb9dEFkP6+U/S?= =?utf-8?q?/nlrqT6OiYIi/JkfiA/JUT+zs/fez3PMKDyaEx6OrgAh1UhdZ51cockFAX2ZjQAPT?= =?utf-8?q?yDKyXE6RwwjFnlSNPLS3rLCpbyO4DRyyZNomZkgslU4KJSiLwcV631ggu6vi2s+2Q?= =?utf-8?q?i2+/MeXSTXt7AtiBJ581llJBZIHGazXRA2zUM4929VaGLDpZweZIdaKtDH7fSX0oO?= =?utf-8?q?sV0StXmiBwffapFFtyS9K3PGu72DK6gUHdp1uQv71bKwkb7BfdSGiFdbEIQFD4QC7?= =?utf-8?q?mxRy3+JN86/EK62KLBa7MPipKMdQdkR9VJkg7iK/FJJZB57uD3eZLdbFwmi1MHkgY?= =?utf-8?q?tPMYvhPRRZXNsiTT9xYlhZydB4gY6Lfxz9IfK+EXprkwp5ecEoJOWQM6F+7XM+TRp?= =?utf-8?q?Q7wHnclCebCdws0Cx5/SbvRQx0HZ+pZXVOu9OBojHsxQ0b3gEqX8vZlYkQaxut9hX?= =?utf-8?q?t6roWpb1U3oYEaLnm4hf71DPCwG4I8KCY+Hm+GjprM5J0ZDM5/HIcBucGGv6dsVCr?= =?utf-8?q?JEWcw5UpOEpiph6vmXzO1LY1M4eHBMsTapskczBogYFQSirb7kVEeRAP60cXqpNXW?= =?utf-8?q?wtGn4NR1s9qfjqjBpW4khne7XhFpRSpN0EfB3KCCbkl11hbBMP9l8NhnLM0hhd5Gl?= =?utf-8?q?bZkhfkpoeyVRLP/RR2Lnqgpt7Wl4aVduS6bEmjFrrzC/trL48V1cOa3TN+CcJXvno?= =?utf-8?q?hKiGOA/opfN3/3k07aEAWkCUSZdHeCGuSG8qCHAw23M/Sp0E7XKF+QTyBxxNYVJRL?= =?utf-8?q?27lxxxJaTPBS0vC+IRZZ9thI3qQ+6dSAuxJotwf9CI5D/TX7+R2S4HTqns8ZVqDTy?= =?utf-8?q?FFQhL5v4oOFJATExiV8zbly5CV9hkjH6iVOQ=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?KoCG9DBVso9AHC1ImwQo2q+sZQbM?= =?utf-8?q?NunxLY8rfSrBwQtMfIcZrlV70gSf21wMAez7I6frcfDdgctgQdy2r6+gFl26nRjkH?= =?utf-8?q?9VAlorX5hie08bizA4DgEMsbI83y7wYaUe9cp4tpNeLIcgZqY8ubcPtG9oFx2x2Rx?= =?utf-8?q?sqXK2YLis1yyr2uhmOXl9oFkr3CLCBXBPxK+1nnu1zWhCiB2E9hmOg//QV1Udp3Pp?= =?utf-8?q?qvwowcKjbhAGIbYdY9ZbJLUo8dRMdtdQYR9tV3d+5nrBpRSTIbmsRYaBOLYNM42tu?= =?utf-8?q?Z5aS0Wr0KrWVuAEKB96PoqEiAPAfh329j7oGuKExoLZ4f0OZ3iAZh92/1uA+3EHYt?= =?utf-8?q?ffJeerA6/ULYVYRSRnkXD330IFmhRZiJZojOUgUZsbqQ5OQe13rystUwM65M3bqJw?= =?utf-8?q?O9ZaSVSdlaxBzTqn4lzeEzwnSEt9eLFZCRGF45BWRgUfzPGxXHyUOQfncjlxr6S/+?= =?utf-8?q?TG76djDUvfx/F44hgkl8+RvzDW+9VGnTipHhwr2lmWUkqG04VOoFnUKqKcDrawdxv?= =?utf-8?q?cstmUVt4fI88eTPtbokwEUwkSDn9n5eI8kDGFoVclIJ7N1NhRAvh7SUBBh27Y7IS/?= =?utf-8?q?Hq67GZBw+hVFNMWWstQkzNomSksrSx1wtR2XjuggBqAyx0EootysBCluIgXXBtMPF?= =?utf-8?q?Is0pXiGjAYGagwcwTAgLd+tB/y1qhZdynYRD4cD2L4zZkrxomgibMqQV9jdbXvLhY?= =?utf-8?q?FSVlZIMXz6Zc2TWP4j9VR7DRGnW67MICtQBYbAo94UYC5XCbOEWKcOjKXr0BppJbH?= =?utf-8?q?iwi5O9p3oyclda+xy4L3jNfjoed5efyz0o/wLan59NgdToALRqVf6tjiPdDRbspbb?= =?utf-8?q?S9vac0/AYFMvW3l2l9eRxrie4+c0WlTSKaesUKu/N7XKsZfkY58iP293p2rA7aC/Y?= =?utf-8?q?TkOyQgeybz5R1d3dJ/EbOppXEXDqvbZ5xqO0PbH8RRvngTkvMGGfc8gD7L6wbE926?= =?utf-8?q?gXOonspmWHFi0uT7Hdqcpb+EIVN2LVhX/LQLYsIjP7hQljwc3qxrH53QCBE22PB8v?= =?utf-8?q?ikvJozwx7w/RKQi10d4KPedzik3bmmDhnB3kBb7G+o2ZZ68ln1wREJizZfBsZq8FV?= =?utf-8?q?FWVZ9DzkNJ+VA8DPYh1gRhj+9sW7kcgKEmJQ30B7J9GoVD1mAprG2n13sQ8IjzpKZ?= =?utf-8?q?qU56Bzu9bDJvMO3nrSGcqP16CJI+HhEAvfF3e9aVLdHiXn+O3FWCSxB8VdpJZ9r55?= =?utf-8?q?rWI+aA/uQ2Yzr4jG0CBSD6fBqJ7ISI3FA+BYynaVfvKLhM/AWyTbaQZdIK35udrVK?= =?utf-8?q?AJVu4HUGsBr3hpKJufz3Cvfuik2g0m5ZluO/GWiDecfN5RDfY2nkThbsln6CM7zyG?= =?utf-8?q?3d6WmvzEU5Wc4yZm3QgZywGGcoYGtK7IsvORjpxHBI/vggThzV/q3lvEU5LAyazOg?= =?utf-8?q?EOpolMqHp0eHdyeKj/41bxWQbGlCfVWqsVR8Bc3j5AR4SZgka42/7Ks32g5y1e73Z?= =?utf-8?q?1uNrvDjqD/A5UtbLgc7qwWMiq7ET2roLGInrBkUj/F/jfFtePJjQ8brFdUN5Z9ozm?= =?utf-8?q?clL0JcSgRe81IA4hzQPAJFXFUeu+kYB5kw=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 370f6f5a-be6c-4448-16ff-08dd0259198f X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2024 13:59:46.2609 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: uazb7th6jP9nX2zlDjBV/fQLbB3bj6c9PHgSszoMdprcaHvifYcyp26l0dstpZa3fMZmHGgkMQfspyZypztnjXaYO21wBRhTvfvEJZCUDI8= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9075 From: Ciprian Marian Costea RTC tracks clock time during system suspend and it is used as a wakeup source on S32G2/S32G3 architecture. RTC from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan-Gabriel Roman Signed-off-by: Bogdan-Gabriel Roman Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- .../devicetree/bindings/rtc/nxp,s32g-rtc.yaml | 78 +++++++++++++++++++ 1 file changed, 78 insertions(+) create mode 100644 Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml diff --git a/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml b/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml new file mode 100644 index 000000000000..231811579e1b --- /dev/null +++ b/Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml @@ -0,0 +1,78 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/rtc/nxp,s32g-rtc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP S32G2/S32G3 Real Time Clock (RTC) + +maintainers: + - Bogdan Hamciuc + - Ciprian Marian Costea + +description: + RTC hardware module present on S32G2/S32G3 SoCs is used as a wakeup + source. It is not kept alive during system reset and it is not + battery-powered. + + RTC hardware module contains a hardware mux with 4 entries/inputs + for clock source selection. On S32G2/S32G3 SoCs, this mux is used + to select between a clock source for runtime which brings more + precision but is not available during system standby, and a clock + source for suspend state. + +properties: + compatible: + oneOf: + - enum: + - nxp,s32g2-rtc + - items: + - const: nxp,s32g3-rtc + - const: nxp,s32g2-rtc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + minItems: 2 + items: + - description: ipg clock drives the access to the + RTC iomapped registers + - description: Runtime clock source. It must be a clock + source for the RTC module. It will be disabled by hardware + during Standby/Suspend. + - description: Standby/Suspend clock source. It is optional + and can be used in case the RTC will continue ticking during + platform/system suspend. + + clock-names: + minItems: 2 + maxItems: 3 + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + #include + + rtc@40060000 { + compatible = "nxp,s32g3-rtc", + "nxp,s32g2-rtc"; + reg = <0x40060000 0x1000>; + interrupts = ; + clocks = <&clks 54>, <&clks 56>, <&clks 55>; + clock-names = "ipg", + "rtc_runtime_s2", + "rtc_standby_s0"; + }; From patchwork Mon Nov 11 13:59:38 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13870781 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2059.outbound.protection.outlook.com [40.107.241.59]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E2F771A01DD for ; Mon, 11 Nov 2024 13:59:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.59 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333598; cv=fail; b=ntYLz23zTGcthm5WNmKLjbc8CiwzDenPdTc+PWaQh5uan+sRla6hym+9J8+yuzkuwadaAbDGZ2TbuOTRfRQHDQf7kZ40HAb53GkHTa+g6XuQgmnx8bi9R1lY5DhQlJbpULGjeJMzKJ3AXzEGF1kNF4oKYu7nOhdiea0t0uJNKBk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333598; c=relaxed/simple; bh=O9KNTGU/zHImnx872xQC0z02ysc9zBABSmujoXQUVeY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=pkYKyW/NB5Jxbe/rB8AMRlVOkpUFDpcfWHEB2jBsgYL0t7OL1VfxCmPVNoHUJ3/WI7A71szovMt+NjHh3hlfAldd7QoggKn+sk6cstcFqhCAV+aW6PQ//5guab824fTRB5OTYK3rEM7l7/BVRlP8eBwV4wbUjCl8jW50B7ybExQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=YlvVBQT3; arc=fail smtp.client-ip=40.107.241.59 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="YlvVBQT3" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=q/JYrdKnKV8zxtINZ9pQnVuhN814UAQxwj042P/eoUNCEInnIBfVv/oH2ipF/se3x8QNvaZTdBb02aSL0XhP4njQn3XG/udv4zMtTRNHbIBBGIeh0qmY4ySy9TeqvSsf8k2X7/V5NmhbdUmBOTo2hHeSbvce2G2c/GtXS01ajxK0tUzK2HcXL+N/m9FpYIRNq6aCJBn7iQR26zVIuD3yiZ21XEO2Z6qnOH4iDtyNYHrk+/5Zr3hFDZ/OOOA9+R+zfvNtzJW+/fOaIOhdXm76uS2KmXQcXqgfrr1GKoJYJtcJdwvj28PrpSByOxRHFRq/QcmxFGCmqgyQaZFLCVZ40A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=BAhMbH+VrEx3GlwJDLTenCTsQMMhwd5ABC5LYlKprXU=; b=XzJv0o6y4Wobn0zHRPnzpd4PZwKaXEj0Lt5IRukU/uhmqR8CCogbSDiEumz2k4wu0WIsoLGfBsBEb97Z3dZFgWar/HUtMaPmg1DWhTbYu7Je5RN/qBQKb43tN4+9ljKno1wA1QUY1o2IrEoktMoXZTrhf0g2hjGjKkVad2DbanLvVCqBCJH06SzIKFDnmbU82908YH3dnQ8QT+SIOb0mxmIOApp2y5UbCmtgP/fkWKpVkFRTCosueXsExpc/3cQZbJhG5GO3dZhi72Bv3iFrCfS6ak6ipEw8vYX92LYJ3HqmjXC2ZNUes/Um+cE0GtNcpaly46rvLnwWnCCdpKgJmQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=BAhMbH+VrEx3GlwJDLTenCTsQMMhwd5ABC5LYlKprXU=; b=YlvVBQT3NDqRpRPjOwQgxAJY/eDWgqL/30+o1wfCdKHFLKHqOJHQOoh5xspBDDXJdSLioJq0KFBWL/Ofb1w1SmzQRlNK/2UAN7PVvWJxcFmHkzCscrmPSPm69A5CdfJ+sZDldZNg4VGjYboCTZfqa1Or4AcAC8Eb9Dn45LWFYYr89xlDbl4Q78D2I5rp+GDwJYz5E8zcD2vsuuiusLewCr4/ob6oLUEQwh1eQSG+q5LUeliS9ze+klEU0Sk0BzE+mROKOTH6vrZTgX9e4MkBQrsmkBvnJPhs/LO/nwh9tR6oFh9F7phHzyaihF9bDN4x/8cvALDM3jEEnq87tpFvTA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PAXPR04MB9075.eurprd04.prod.outlook.com (2603:10a6:102:229::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8137.28; Mon, 11 Nov 2024 13:59:48 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8137.018; Mon, 11 Nov 2024 13:59:48 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan Hamciuc , Ghennadi Procopciuc Subject: [PATCH v4 2/4] rtc: s32g: add NXP S32G2/S32G3 SoC support Date: Mon, 11 Nov 2024 15:59:38 +0200 Message-ID: <20241111135940.2534034-3-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> References: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AS4P195CA0004.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:5e2::19) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PAXPR04MB9075:EE_ X-MS-Office365-Filtering-Correlation-Id: 9e93601a-7e4f-4ba0-05e6-08dd02591a9a X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?8mjqAZChLLHL6URtyvlJCPcAiVSzbP2?= =?utf-8?q?j34YPYrJIIFD0ObdtQZPVFQhHzuziIOBGwkvPKPkYyUVNPs/SsM/1h3vTRl6IWfKj?= =?utf-8?q?Otpe/as8R1KGCXkfw0Z9Ps2NncWBL/7KfvmcleJTOKp1dIbRBl99O5vyHETXrUtIN?= =?utf-8?q?4K3f8TdoW0kDOqe4CN9XzP4HUybVZexUQAqN1JI6i0N259iyUEWDXINJIsBHp9zBa?= =?utf-8?q?bdKmCYpzoYR0o0uOzHEu8f++l9oJBfPYuZMSYLGukQwFTS5w+u9KYzfY8tZ4m07e1?= =?utf-8?q?Cz1kcsDcS2BOvt/t3uEDJbIkr0xG5l+jkb0bNLOEdqwDdnySHcHQ2ao4Tosu9q7B0?= =?utf-8?q?QPgcfyFzx5DXczbQe9uC61J7J1MzaICvCBk4KpzcmLesGa9JZVAKjqU7sLOzVS4GD?= =?utf-8?q?TH+VlTh8+tut74nVqwIcgXh9wLR0T++LdlvlbK1RwJ/EWCy9TBdRrkJJQxsmZ5bz7?= =?utf-8?q?UtJAiVWiitDlhaEhzjty7MWfNYSIRkwjxmW9DjjfQ9LMKpv3jBqgT73geeDbl0F9G?= =?utf-8?q?dG2CeyzJMkUKNyyvgwCS9U7MUhxaAjTn1xPKZMhvBRGOB0cG21HDZfdPwa5DYtNaW?= =?utf-8?q?+2ew5MoAYTu2yoLL8nzda4eqLJ12JaC6ePdqeBlBrEPeAW+PznW+CmyKqjME7JQlo?= =?utf-8?q?ROUeHGvMHAMna+s+Gv7IjxboIiehSt7wrdLX7B2FsVA1GjjoOrOiU0TC2Xt7LqUAG?= =?utf-8?q?2hfJWNmP7+70E3LedCAv/YKLRDZYjTfDQhi6YIQmnNa2u//7Hdwtto0aGL9wLXKPA?= =?utf-8?q?/mdg1k6EYC0b7Z3gdHw7hwzkdP9BdVgc2xvLK4RgQ2E+u7oh0noBHxsmyGNjRmaFD?= =?utf-8?q?OKwQqnp3pHUNiUwFiueCScvZoBp+2Njugh2jhfg1Qtb3V1qqILIYRswyhAKNcnpJX?= =?utf-8?q?ojodOy1FFFk86QqM4XllwP8x9weCVv2wrWGthhleKarUfoesqcCq1NSVBxXbjnKIv?= =?utf-8?q?rn8/GXx3NInifjZ49Z0ZfpOQ6ZIwBXHKGapDNDzFmXspN/QrddYoXcyyNUQNtHR71?= =?utf-8?q?r3Q/NWBcPfWxpipx2gJLJeVC39NiMa77FC3jtWlvg6gaW7ySU7t1L2ftHIaTRHO9F?= =?utf-8?q?3tLVBTm7Pc0mEI4O8tJrcFUjDVBjrPDD0XlINLM4cDWFt9MHqm/7NMyT45hucCZ6l?= =?utf-8?q?K3YdwKf2p/DI4p8stTmHrVXtd+w/zKfq1dYtwMnTNvuH2BBSezumOmZdu8hVsIG7S?= =?utf-8?q?y+RHmb5G6+7W9spQ8OKs+pyhGpzuZgNKspzHKEx3iVlYdTilwUYaNGrGQb/ycNVfH?= =?utf-8?q?t27JqZKmhbyim?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?EEmVvp7XwKfi3QfkD9vs7VS0zS2C?= =?utf-8?q?KHuiKEqHoCbJhyp2Ca5q9s4JAsVRUBQcYQIU5aQhV9EqjlsQjGbOe/7haaCV5k7g+?= =?utf-8?q?Yurxumn6NFDHmYArkuCZl0OW2eCyzyDc8Po3YZmnxsYYt9M2TAx+pa8xg3XbfjAjv?= =?utf-8?q?g/gbnc38UWrTHjK40P6e8TBey1ijGeO61uV7mW8nkEeOor/QoSJEfWz9WsxvHJ59W?= =?utf-8?q?Q7l8fbSoGzonTGe+8zzSYCoGpE9shU8Sj/mXPCvbsJLD+9oDshC1pMT6AQ33Ytp6s?= =?utf-8?q?CnoD4ukbXIIKrLdoQZDbJ0n/A0ncnubr+D/niByMSuzNh88C5I+4KvPb0yT4VIfik?= =?utf-8?q?KunuSOOr2V69oLYAGf4k2WugUqgAjVy92MUUM5n7DelV+sCvE+lHZG/bVlFPAMOhN?= =?utf-8?q?R1oSKj1dTpS3BBYuRoYueE88+XvNZ3qrwWeEhTuTh6XIZnqzZM+RYPcAJrm66ceJX?= =?utf-8?q?oz6uSO+U4Uv24U84ktpHxscsCsiJXLKGQ8sR385GoHIZJvwPgdxs9X4UsvgVfEso4?= =?utf-8?q?VDBj5J9lPXZrbTwInNAJNvyL7ukCNIpjpfFi/lMee8rgL+LmGykqjJmuChnx5NwyH?= =?utf-8?q?2BoxLcEPE8UPR4wTgIr47VnSN7e1xRvqGY/8RFrzfbp5uFE2TRt07sWLec3XEJgFq?= =?utf-8?q?VDsSFiJroR6b9Vtw5U5Th8s+uZXhbN1uweX5OC5+66yCSSDFoShf6jveOZH3vmCHA?= =?utf-8?q?mRSq74eWPAb6ha25I+V2MONhUWwAwXLsBhno+rNpto/9oVHXOMrX6EgZ5lFzbzQsS?= =?utf-8?q?h48emAXvBI4zcN86afCVnJDvA+Mgy6793yOv7BwQt7a+KbON0qn74PfS6yYdPDS+F?= =?utf-8?q?4DOvLV8o1vY34s8zLkgqm00CRuocwPk0VjrqbrL+RqIS6HmjUeP+HznzHcw0mQqgO?= =?utf-8?q?YxRPw7mhzt7rffkkHdy4wwdTkHaxO6/F8RXMCybGPq2AnzHzYL1amg5SN459iUW98?= =?utf-8?q?f9uXEFyNfvpyBkTxfcUP5WPF1PLIqMaIuvcd6B24zwGkgJEBcxq3rmrnTTNhr/j8S?= =?utf-8?q?H50xRFdmut8NvFvPLBI7wF3a8h/Pg28PZ0QrXt4eEML/GNEiCEf4HVEfu/Eehri7S?= =?utf-8?q?EPEqciKdz3CK0Gl1oRMVom8s9cKUJP5iuvZRQrHUx+nCrWmyCyKMVSKegjYd8pQXW?= =?utf-8?q?wTUoPVdi+Jb9egGWciAJrrYPdYxSTbPWsIr48ohvQ+6n3dhqipNU43OLJhJbYJZna?= =?utf-8?q?dtsKPb/o0hPbfRVXc+93ULSE69Xs3DzMy2N5UiEzQQ9V+Q4E3oZRhzC3BelNiA7ZZ?= =?utf-8?q?sZktqrrLYpvK5qchUwKxkvX3CIV0zkhG9kWwDZIlp/Up58JfVzG39WPENGI+PDO6r?= =?utf-8?q?YTQJG+GyFmujF/hbLk0Ikqe1qeZHiXX9iTnV+4Bk3hbIXyedy5/IyQvOmk02AeBiw?= =?utf-8?q?9r857W9F67FSj39sCyUCWGiI760MYv8zX8gWVaATHsApBoIj9rRNLETbQpEyDrkMd?= =?utf-8?q?hMooRwHAyGlWhAMd3VTux/j43yAX0B7oCvOy1B4PA9qAd5F3JtnI2aWvvAUuaOKqe?= =?utf-8?q?4CmmJiIKl6OBglt7OXwjGWoFNq+QwTjW/A=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9e93601a-7e4f-4ba0-05e6-08dd02591a9a X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2024 13:59:47.9843 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: v4Lpsv8xWKb5s4VjDVuk52u/k1CIw+7VljTUzA0HFnv2udW7fJW7RkQGI9NNk8F4Rl7hzHNirIuz4Z51wWGnVnnIb6xhbXKOB8XY43niHBA= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9075 From: Ciprian Marian Costea Add a RTC driver for NXP S32G2/S32G3 SoCs. The RTC module is used to enable Suspend to RAM (STR) support on NXP S32G2/S32G3 SoC based boards. RTC tracks clock time during system suspend. RTC from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- drivers/rtc/Kconfig | 11 + drivers/rtc/Makefile | 1 + drivers/rtc/rtc-s32g.c | 692 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 704 insertions(+) create mode 100644 drivers/rtc/rtc-s32g.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index e87c3d74565c..18fc3577f6cd 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -2054,4 +2054,15 @@ config RTC_DRV_SSD202D This driver can also be built as a module, if so, the module will be called "rtc-ssd20xd". +config RTC_DRV_S32G + tristate "RTC driver for S32G2/S32G3 SoCs" + depends on ARCH_S32 || COMPILE_TEST + depends on COMMON_CLK + help + Say yes to enable RTC driver for platforms based on the + S32G2/S32G3 SoC family. + + This RTC module can be used as a wakeup source. + Please note that it is not battery-powered. + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 8ee79cb18322..a63d010a753c 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -158,6 +158,7 @@ obj-$(CONFIG_RTC_DRV_RX8025) += rtc-rx8025.o obj-$(CONFIG_RTC_DRV_RX8111) += rtc-rx8111.o obj-$(CONFIG_RTC_DRV_RX8581) += rtc-rx8581.o obj-$(CONFIG_RTC_DRV_RZN1) += rtc-rzn1.o +obj-$(CONFIG_RTC_DRV_S32G) += rtc-s32g.o obj-$(CONFIG_RTC_DRV_S35390A) += rtc-s35390a.o obj-$(CONFIG_RTC_DRV_S3C) += rtc-s3c.o obj-$(CONFIG_RTC_DRV_S5M) += rtc-s5m.o diff --git a/drivers/rtc/rtc-s32g.c b/drivers/rtc/rtc-s32g.c new file mode 100644 index 000000000000..c3792b674a18 --- /dev/null +++ b/drivers/rtc/rtc-s32g.c @@ -0,0 +1,692 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define RTCC_OFFSET 0x4ul +#define RTCS_OFFSET 0x8ul +#define RTCCNT_OFFSET 0xCul +#define APIVAL_OFFSET 0x10ul +#define RTCVAL_OFFSET 0x14ul + +/* RTCC fields */ +#define RTCC_CNTEN BIT(31) +#define RTCC_RTCIE_SHIFT 30 +#define RTCC_RTCIE BIT(RTCC_RTCIE_SHIFT) +#define RTCC_ROVREN BIT(28) +#define RTCC_APIEN BIT(15) +#define RTCC_APIIE BIT(14) +#define RTCC_CLKSEL_OFFSET 12 +#define RTCC_CLKSEL_MASK GENMASK(13, 12) +#define RTCC_CLKSEL(n) (((n) << 12) & RTCC_CLKSEL_MASK) +#define RTCC_DIV512EN BIT(11) +#define RTCC_DIV32EN BIT(10) + +/* RTCS fields */ +#define RTCS_RTCF BIT(29) +#define RTCS_INV_RTC BIT(18) +#define RTCS_APIF BIT(13) +#define RTCS_ROVRF BIT(10) + +#define ROLLOVER_VAL GENMASK(31, 0) +#define RTC_SYNCH_TIMEOUT (100 * USEC_PER_MSEC) + +#define RTC_CLK_MUX_SIZE 4 + +/* + * S32G2 and S32G3 SoCs have RTC clock source 1 reserved and + * should not be used. + */ +#define RTC_QUIRK_SRC1_RESERVED BIT(2) + +enum { + RTC_CLK_SRC0, + RTC_CLK_SRC1, + RTC_CLK_SRC2, + RTC_CLK_SRC3 +}; + +enum { + DIV1 = 1, + DIV32 = 32, + DIV512 = 512, + DIV512_32 = 16384 +}; + +static const char *rtc_clk_src[RTC_CLK_MUX_SIZE * 2] = { + "rtc_runtime_s0", + "rtc_runtime_s1", + "rtc_runtime_s2", + "rtc_runtime_s3", + "rtc_standby_s0", + "rtc_standby_s1", + "rtc_standby_s2", + "rtc_standby_s3" +}; + +struct rtc_time_base { + s64 sec; + u64 cycles; + u64 rollovers; + struct rtc_time tm; +}; + +struct rtc_priv { + struct rtc_device *rdev; + void __iomem *rtc_base; + struct clk *ipg; + struct clk *runtime_clk; + struct clk *suspend_clk; + const struct rtc_soc_data *rtc_data; + struct rtc_time_base base; + u64 rtc_hz; + u64 rollovers; + int dt_irq_id; + int runtime_src_idx; + int suspend_src_idx; +}; + +struct rtc_soc_data { + u32 runtime_div; + u32 suspend_div; + u32 quirks; +}; + +static const struct rtc_soc_data rtc_s32g2_data = { + .runtime_div = DIV512, + .suspend_div = DIV512, + .quirks = RTC_QUIRK_SRC1_RESERVED, +}; + +static int is_src1_reserved(struct rtc_priv *priv) +{ + return priv->rtc_data->quirks & RTC_QUIRK_SRC1_RESERVED; +} + +static u64 cycles_to_sec(u64 hz, u64 cycles) +{ + return div_u64(cycles, hz); +} + +/** + * Convert a number of seconds to a value suitable for RTCVAL in our clock's + * current configuration. + * @rtcval: The value to go into RTCVAL[RTCVAL] + * Returns: 0 for success, -EINVAL if @seconds push the counter at least + * twice the rollover interval + */ +static int sec_to_rtcval(const struct rtc_priv *priv, + unsigned long seconds, u32 *rtcval) +{ + u32 rtccnt, delta_cnt; + u32 target_cnt = 0; + + /* For now, support at most one rollover of the counter */ + if (!seconds || seconds > cycles_to_sec(priv->rtc_hz, ROLLOVER_VAL)) + return -EINVAL; + + /* + * RTCCNT is read-only; we must return a value relative to the + * current value of the counter (and hope we don't linger around + * too much before we get to enable the interrupt) + */ + delta_cnt = seconds * priv->rtc_hz; + rtccnt = ioread32(priv->rtc_base + RTCCNT_OFFSET); + + if (~rtccnt < delta_cnt) + target_cnt = (delta_cnt - ~rtccnt); + else + target_cnt = rtccnt + delta_cnt; + + /* + * According to RTCVAL register description, + * its minimum value should be 4. + */ + if (unlikely(target_cnt < 4)) + target_cnt = 4; + + *rtcval = target_cnt; + + return 0; +} + +static irqreturn_t rtc_handler(int irq, void *dev) +{ + struct rtc_priv *priv = platform_get_drvdata(dev); + u32 status; + + status = ioread32(priv->rtc_base + RTCS_OFFSET); + if (status & RTCS_ROVRF) { + if (priv->rollovers == ULONG_MAX) + priv->rollovers = 0; + else + priv->rollovers++; + } + + if (status & RTCS_RTCF) { + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + rtc_update_irq(priv->rdev, 1, RTC_AF); + } + + if (status & RTCS_APIF) + rtc_update_irq(priv->rdev, 1, RTC_PF); + + iowrite32(status, priv->rtc_base + RTCS_OFFSET); + + return IRQ_HANDLED; +} + +static int get_time_left(struct device *dev, struct rtc_priv *priv, + u32 *sec) +{ + u32 rtccnt = ioread32(priv->rtc_base + RTCCNT_OFFSET); + u32 rtcval = ioread32(priv->rtc_base + RTCVAL_OFFSET); + + if (rtcval < rtccnt) { + dev_err(dev, "RTC timer expired before entering suspend\n"); + return -EIO; + } + + *sec = cycles_to_sec(priv->rtc_hz, rtcval - rtccnt); + + return 0; +} + +static s64 s32g_rtc_get_time_or_alrm(struct rtc_priv *priv, + u32 offset) +{ + u64 cycles, base_cycles; + u32 counter; + s64 sec; + + counter = ioread32(priv->rtc_base + offset); + cycles = priv->rollovers * ROLLOVER_VAL + counter; + base_cycles = priv->base.cycles + priv->base.rollovers * ROLLOVER_VAL; + + if (cycles < base_cycles) + return -EINVAL; + + cycles -= base_cycles; + sec = priv->base.sec + cycles_to_sec(priv->rtc_hz, cycles); + + return sec; +} + +static int s32g_rtc_read_time(struct device *dev, + struct rtc_time *tm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + s64 sec; + + if (!tm) + return -EINVAL; + + sec = s32g_rtc_get_time_or_alrm(priv, RTCCNT_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int s32g_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc, sec_left; + s64 sec; + + if (!alrm) + return -EINVAL; + + sec = s32g_rtc_get_time_or_alrm(priv, RTCVAL_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, &alrm->time); + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + alrm->enabled = sec && (rtcc & RTCC_RTCIE); + + alrm->pending = 0; + if (alrm->enabled && !get_time_left(dev, priv, &sec_left)) + alrm->pending = !!sec_left; + + return 0; +} + +static int s32g_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc; + + if (!priv->dt_irq_id) + return -EIO; + + /* + * RTCIE cannot be deasserted because it will also disable the + * rollover interrupt. + */ + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |= RTCC_RTCIE; + + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; +} + +static int s32g_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + struct rtc_time time_crt; + long long t_crt, t_alrm; + u32 rtcval, rtcs; + int ret = 0; + + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + + t_alrm = rtc_tm_to_time64(&alrm->time); + + /* + * Assuming the alarm is being set relative to the same time + * returned by our s32g_rtc_read_time callback + */ + ret = s32g_rtc_read_time(dev, &time_crt); + if (ret) + return ret; + + t_crt = rtc_tm_to_time64(&time_crt); + if (t_alrm <= t_crt) { + dev_warn(dev, "Alarm is set in the past\n"); + return -EINVAL; + } + + ret = sec_to_rtcval(priv, t_alrm - t_crt, &rtcval); + if (ret) { + /* + * Rollover support enables RTC alarm + * for a maximum timespan of ~3 months. + */ + dev_warn(dev, "Alarm is set too far in the future\n"); + return ret; + } + + ret = read_poll_timeout(ioread32, rtcs, !(rtcs & RTCS_INV_RTC), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); + if (ret) { + dev_err(dev, "Synchronization failed\n"); + return ret; + } + + iowrite32(rtcval, priv->rtc_base + RTCVAL_OFFSET); + + return 0; +} + +static int s32g_rtc_set_time(struct device *dev, + struct rtc_time *time) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + + if (!time) + return -EINVAL; + + priv->base.rollovers = priv->rollovers; + priv->base.cycles = ioread32(priv->rtc_base + RTCCNT_OFFSET); + priv->base.sec = rtc_tm_to_time64(time); + + return 0; +} + +/* + * Disable the 32-bit free running counter. + * This allows Clock Source and Divisors selection + * to be performed without causing synchronization issues. + */ +static void s32g_rtc_disable(struct rtc_priv *priv) +{ + u32 rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc &= ~RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void s32g_rtc_enable(struct rtc_priv *priv) +{ + u32 rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc |= RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void adjust_dividers(struct rtc_priv *priv, + u32 div_val, u32 *reg) +{ + switch (div_val) { + case DIV512_32: + *reg |= RTCC_DIV512EN; + *reg |= RTCC_DIV32EN; + break; + case DIV512: + *reg |= RTCC_DIV512EN; + break; + case DIV32: + *reg |= RTCC_DIV32EN; + break; + default: + return; + } + + priv->rtc_hz /= div_val; +} + +static int rtc_get_clk_src(struct rtc_priv *priv) +{ + return (ioread32(priv->rtc_base + RTCC_OFFSET) & + RTCC_CLKSEL_MASK) >> RTCC_CLKSEL_OFFSET; +} + +static int rtc_clk_src_switch(struct rtc_priv *priv, u32 src) +{ + struct device *dev = priv->rdev->dev.parent; + u32 rtcc = 0; + + switch (src % RTC_CLK_MUX_SIZE) { + case RTC_CLK_SRC0: + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC0); + break; + case RTC_CLK_SRC1: + if (is_src1_reserved(priv)) + return -EOPNOTSUPP; + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC1); + break; + case RTC_CLK_SRC2: + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC2); + break; + case RTC_CLK_SRC3: + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC3); + break; + default: + dev_err(dev, "Invalid clock mux parent: %d\n", src); + return -EINVAL; + } + + if (src < RTC_CLK_MUX_SIZE) { + priv->rtc_hz = clk_get_rate(priv->runtime_clk); + if (!priv->rtc_hz) { + dev_err(dev, "Failed to get RTC frequency\n"); + return -EINVAL; + } + adjust_dividers(priv, priv->rtc_data->runtime_div, &rtcc); + } else { + priv->rtc_hz = clk_get_rate(priv->suspend_clk); + if (!priv->rtc_hz) { + dev_err(dev, "Failed to get RTC frequency\n"); + return -EINVAL; + } + adjust_dividers(priv, priv->rtc_data->suspend_div, &rtcc); + } + + rtcc |= RTCC_RTCIE | RTCC_ROVREN; + /* + * Make sure the CNTEN is 0 before we configure + * the clock source and dividers. + */ + s32g_rtc_disable(priv); + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + s32g_rtc_enable(priv); + + return 0; +} + +static const struct rtc_class_ops rtc_ops = { + .read_time = s32g_rtc_read_time, + .set_time = s32g_rtc_set_time, + .read_alarm = s32g_rtc_read_alarm, + .set_alarm = s32g_rtc_set_alarm, + .alarm_irq_enable = s32g_rtc_alarm_irq_enable, +}; + +static int rtc_clk_dts_setup(struct rtc_priv *priv, + struct device *dev) +{ + int i; + + priv->runtime_src_idx = -EINVAL; + priv->suspend_src_idx = -EINVAL; + + priv->ipg = devm_clk_get_enabled(dev, "ipg"); + if (IS_ERR(priv->ipg)) { + dev_err(dev, "Failed to get 'ipg' clock\n"); + return PTR_ERR(priv->ipg); + } + + /* Get RTC runtime clock source */ + for (i = 0; i < RTC_CLK_MUX_SIZE; i++) { + priv->runtime_clk = devm_clk_get_enabled(dev, rtc_clk_src[i]); + if (!IS_ERR(priv->runtime_clk)) { + priv->runtime_src_idx = i; + break; + } + } + + if (IS_ERR(priv->runtime_clk)) { + dev_err(dev, "Failed to get runtime rtc clock\n"); + return PTR_ERR(priv->runtime_clk); + } + + /* If present, get RTC suspend clock source */ + for (i = RTC_CLK_MUX_SIZE; i < RTC_CLK_MUX_SIZE * 2; i++) { + priv->suspend_clk = devm_clk_get_enabled(dev, rtc_clk_src[i]); + if (!IS_ERR(priv->suspend_clk)) { + priv->suspend_src_idx = i; + break; + } + } + + return 0; +} + +static int rtc_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct rtc_priv *priv; + int ret = 0; + + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->rtc_data = of_device_get_match_data(dev); + if (!priv->rtc_data) + return -ENODEV; + + priv->rtc_base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->rtc_base)) + return dev_err_probe(dev, PTR_ERR(priv->rtc_base), + "Failed to map registers\n"); + + device_init_wakeup(dev, true); + + ret = rtc_clk_dts_setup(priv, dev); + if (ret) + return ret; + + priv->rdev = devm_rtc_allocate_device(dev); + if (IS_ERR(priv->rdev)) + return dev_err_probe(dev, PTR_ERR(priv->rdev), + "Failed to allocate RTC device\n"); + + ret = rtc_clk_src_switch(priv, priv->runtime_src_idx); + if (ret) + return dev_err_probe(dev, ret, + "Failed clk source switch, err: %d\n", ret); + + platform_set_drvdata(pdev, priv); + priv->rdev->ops = &rtc_ops; + + ret = devm_rtc_register_device(priv->rdev); + if (ret) { + dev_err(dev, "Failed to register RTC device\n"); + goto disable_rtc; + } + + priv->dt_irq_id = platform_get_irq(pdev, 0); + if (priv->dt_irq_id < 0) + return dev_err_probe(dev, priv->dt_irq_id, + "Error reading interrupt # from dts\n"); + + ret = devm_request_irq(dev, priv->dt_irq_id, + rtc_handler, 0, dev_name(dev), pdev); + if (ret) { + dev_err(dev, "Request interrupt %d failed, error: %d\n", + priv->dt_irq_id, ret); + goto disable_rtc; + } + + return 0; + +disable_rtc: + s32g_rtc_disable(priv); + return ret; +} + +static void rtc_remove(struct platform_device *pdev) +{ + struct rtc_priv *priv = platform_get_drvdata(pdev); + + s32g_rtc_disable(priv); +} + +static void __maybe_unused enable_api_irq(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 api_irq = RTCC_APIEN | RTCC_APIIE; + u32 rtcc; + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |= api_irq; + else + rtcc &= ~api_irq; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int __maybe_unused rtc_suspend(struct device *dev) +{ + struct rtc_priv *init_priv = dev_get_drvdata(dev); + struct rtc_priv priv; + long long base_sec; + int ret = 0; + u32 rtcval; + u32 sec; + + if (!device_may_wakeup(dev)) + return 0; + + if (init_priv->suspend_src_idx < 0) + return 0; + + if (rtc_get_clk_src(init_priv) + RTC_CLK_MUX_SIZE == + init_priv->suspend_src_idx) + return 0; + + /* Save last known timestamp before we switch clocks and reinit RTC */ + ret = s32g_rtc_read_time(dev, &init_priv->base.tm); + if (ret) + return ret; + + /* + * Use a local copy of the RTC control block to + * avoid restoring it on resume path. + */ + memcpy(&priv, init_priv, sizeof(priv)); + + ret = get_time_left(dev, init_priv, &sec); + if (ret) + return ret; + + /* Adjust for the number of seconds we'll be asleep */ + base_sec = rtc_tm_to_time64(&init_priv->base.tm); + base_sec += sec; + rtc_time64_to_tm(base_sec, &init_priv->base.tm); + + ret = rtc_clk_src_switch(&priv, priv.suspend_src_idx); + if (ret) { + dev_err(dev, "Failed clk source switch, err: %d\n", ret); + return ret; + } + + ret = sec_to_rtcval(&priv, sec, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is too far in the future\n"); + return ret; + } + + s32g_rtc_alarm_irq_enable(dev, 0); + enable_api_irq(dev, 1); + iowrite32(rtcval, priv.rtc_base + APIVAL_OFFSET); + iowrite32(0, priv.rtc_base + RTCVAL_OFFSET); + + return ret; +} + +static int __maybe_unused rtc_resume(struct device *dev) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + int ret; + + if (!device_may_wakeup(dev)) + return 0; + + if (rtc_get_clk_src(priv) == priv->runtime_src_idx) + return 0; + + /* Disable wake-up interrupts */ + enable_api_irq(dev, 0); + + ret = rtc_clk_src_switch(priv, priv->runtime_src_idx); + if (ret) { + dev_err(dev, "Failed clk source switch, err: %d\n", ret); + return ret; + } + + /* + * Now RTCCNT has just been reset, and is out of sync with priv->base; + * reapply the saved time settings + */ + return s32g_rtc_set_time(dev, &priv->base.tm); +} + +static const struct of_device_id rtc_dt_ids[] = { + { .compatible = "nxp,s32g2-rtc", .data = &rtc_s32g2_data}, + { /* sentinel */ }, +}; + +static SIMPLE_DEV_PM_OPS(rtc_pm_ops, + rtc_suspend, rtc_resume); + +static struct platform_driver rtc_driver = { + .driver = { + .name = "s32g-rtc", + .pm = &rtc_pm_ops, + .of_match_table = rtc_dt_ids, + }, + .probe = rtc_probe, + .remove = rtc_remove, +}; +module_platform_driver(rtc_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP RTC driver for S32G2/S32G3"); +MODULE_LICENSE("GPL"); From patchwork Mon Nov 11 13:59:39 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13870779 Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2059.outbound.protection.outlook.com [40.107.241.59]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B2AC219E97E for ; Mon, 11 Nov 2024 13:59:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.241.59 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333595; cv=fail; b=Ror4056C75IslzIDSiSyuG0Gc+Qq06BRy4tqCD4GEszN4hMRaLKG59rhvuZrARKWZJViaNpMPIaORYMbi4pq9lhXoIa97kNMVyQkccCYK7dg0kr1P9SPa/Jb02f4Mn0OmI1gN2PD2BxSvHBtrKoGVBHNVViWfKdOeeHpw+FrlIs= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333595; c=relaxed/simple; bh=zMoT52Y4KbMz5Hxl+/iz+upgB8T5ohzHzoVIcvF/IBQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=qZnpwmN0RYaH/RqIWyu7x6X2LVc+OWUsdwXY6xr9WOhRgiaTGxNRCz2YuST4fAPpLPtlBfqCf6nOEvDKrRYqqSoC8FYq9g7brh7IcOJNB/VuecXIq5Q/+Lia4nEU6mB4u7SqebyJKjU3A/cbs2BNKsUPASglGHWIUWT3/6nWjbI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=icvlHjCS; arc=fail smtp.client-ip=40.107.241.59 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="icvlHjCS" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=vQ/0s2gS6+ejqv0FkCIm+HUXuW/itDnCX72gRd7yYAKeBsCEqgEhgGebjIZUwGmN2rHaIkpb8WvvzihygAeNPaiWuOpvU8NrjqL1Yf/SaV7cB+4X2ViaXJuHQxbRFx+S6PixQasEXHon6Fwess5LWQcbk8x0cUqO+aPQ6AOCU+L+324HYv+M7uixm95HBMfExOg/yyPQ+Q0DC9s9Ykwbnc61ZwyqXWtDwEFlQ9DpeyfNsLMOnPAIMAHxUxuZKFW0BQOLGAuEL1j0Tn735h/h9SCVbmNngk2kdpjGcJWZ7LftUtJ1rAlO4nekACaJXhwbrcewFYaSeUWEQjV1SubvUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=gyAsWCWWz8WK2yUFnergg82sc3oC8YnTgkgyqPMqRTk=; b=kYhqZBrzvGhWWR8No9Oqho5mTsZCsicxohKVLu+HAmUW0uphiWfaVDjrprRdIZb4m1PCB/LnWG1MMDeU+nVEtjEbeP6pAKQW59m4hYSIZ/KBaTGFfXkWzE4HqzG+nK81EzMbc2r1hsuNt52EmtVd2V2y/Sv4V1Kp2vo0GAVPdrnrZZZ04CvVjwxGiHiErm5n8xmOuBC7SBguzwhMaq8oTDelY4RB/J5cLylb2MZyl+ZjFVVRg1a9YTZLmoSZQspI003gKLXKb/S9MxdMtiOsUoJqHKXEY9cLhzfe6WQ4euOLx9GDDniKzbSrxpnQWiLG9aWQVJCaXN4/eFn9aBpy5A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=gyAsWCWWz8WK2yUFnergg82sc3oC8YnTgkgyqPMqRTk=; b=icvlHjCSVBhOKlOkauJaSOG8pgffPUv/6zu8H7bLJY6VF6z0oK0llWtW92bPBSGNZXFXAl+pvCLbUNelNW5qw0uvrZT5qcGMpcEIWKVFp3yL/rMLlLQBzvLbBwYeDW1nArleElYTwuN3f0Ei1uikX/F0yYOTgFycNVoIAXAWQwTAOKPtQyLoh+awlsa/0/HioQeQBQh0Y3NLt9ZMf30zepMRJW6F68tmErFLICWBCx8OVtvoPFiMs70fXd2s+4VU6fizN0aX2FdTa9g4Q9aKkB3L4DBgbEKVB48ostfyd3SsEb6Vy93DRJ4VP0xVEyPqNYiKuOyVP/wXezMu0RGNaw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PAXPR04MB9075.eurprd04.prod.outlook.com (2603:10a6:102:229::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8137.28; Mon, 11 Nov 2024 13:59:50 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8137.018; Mon, 11 Nov 2024 13:59:50 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v4 3/4] arm64: defconfig: add S32G RTC module support Date: Mon, 11 Nov 2024 15:59:39 +0200 Message-ID: <20241111135940.2534034-4-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> References: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AS4P195CA0006.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:5e2::11) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PAXPR04MB9075:EE_ X-MS-Office365-Filtering-Correlation-Id: bf5c6baa-bc52-40be-eb34-08dd02591b99 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?X6Nxtkyck1EtsBsw+tR/GVVDICcH6cT?= =?utf-8?q?TCGShgHgtkGIuRMHZeXa+EQF4Np/HhFwClG18LHPzm7/o8T3b6CMtkfcBGxHFyMc/?= =?utf-8?q?TuJSpozF1gC/VnI1mwp/+iQfiZjYroUlbyUzd9VDNq15AACOmbhgx7umvYpOnpnd5?= =?utf-8?q?2QXxXN0s9JNTK/oIzHyNL134btwLUBQC49PLPK/cAKVrSDukh542sHoEBe9RxSffo?= =?utf-8?q?gsp+SjI5ZkbJU06lvF/Ysx3GBYx0kAqdFHCfwGklthCjTEtCRTKptyoi3CoMY5GmT?= =?utf-8?q?wQLXDOb6Dv1GT8ZxbcTXkZbX8DSd5lUb4qmIsrOSG+SCigEqXJraFTDLTTmvZk02M?= =?utf-8?q?AeGHeExn8ZkvmxQpzg6KdnChFPjfoPEiRPBGzpTfB22wK2XKxatsFi/tiL6f3rzrT?= =?utf-8?q?gZ7xk8Nnhllr+04kqnj/aCWzE4ub24QIUFJgBEGaORYIjw9WsOHgcmXW3KcsF72U2?= =?utf-8?q?BVAykZ4H6raidaXxWS/xP7ze2AsM9TMk9pECvmG8qSm+oioOyQ6HSmOsT3jsSfOvE?= =?utf-8?q?qCSM1milA1CqgUkmvN3OzualczFmIlEVrPjzL9pUHr0lYbSCmamkN/caLanKieCM3?= =?utf-8?q?QpO+HllSn5fvDDsS+szdcAMA0/Yk7zOHgfipGXcPkpbDttoCLQVQgRg/ntFVirL/M?= =?utf-8?q?eW2LP5CEPYFR6/1rEYgERzTFKuOx8a85XkTNPFnyQ0HeWPECIXU+24kgytuzODCzQ?= =?utf-8?q?YkoYH7y2barCKFn8fuwXEM7/M8QaNt2Js4Peaais+hl+f6/FTIwL0NZg1WtqvH77u?= =?utf-8?q?R6SMKnbknzkJM31O5jF5pXhXMjs1EIBFuRL/XHa7YWNp4qCTGCOa+d5r+Z2Sz9y8/?= =?utf-8?q?5n2thNhwaJ42gu6ZevzVFgihVgZZtt1vRYjUbY7jXR7mStXnMeK1EkWlTS86Ahst2?= =?utf-8?q?u5ODeIzOvj2+neh2m0+hanipOOFpiUJLzQdlcgI6umNPYfIBZ0PpDYVfUMqkkKNlq?= =?utf-8?q?KzXnq1AljYiMjmFRVTtQsuKPz0fPMas2JrQhPBLWov/51dyjZFo3k7BqzzLAjXbWh?= =?utf-8?q?Lys1fZW6gQGT8PdwM4y/T5tRmcSmF91cktykOcetu2FqLUi2mfChx9jWz1kuDi2fg?= =?utf-8?q?CiZowFlP4b2KdYIR6R7DCZG8bkz9aA4n34PrE/CCSYn0TJuw5iPEtkXGhtBUqW0ik?= =?utf-8?q?IrNFdAO4nuxn2/ZubVWm25DzudfF7PYJ2e1XIgStxwgX8me6queSuH6BUqBUGGjBr?= =?utf-8?q?oVTtyRl54DMenSwgC8eh0s3JfalAucDODXoLWK8Q5Mo6WQbzAo3lcl3wbHfmUs9/1?= =?utf-8?q?tasZTqOQ2H/Ig?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?G3PGWOtWAuW1WFTSExYrbGYIXUz+?= =?utf-8?q?kZ+FGUjhci9cXFNgj9nwcQxXBBelYTr0e/eQvnUw1JFHGuuSAwWuqiCf4pX1BdH9E?= =?utf-8?q?WXGWFn49A8+sd4BYCINZHU2mAMUlIpOMjGHasN03shYLlBUXXvwSWFW3/9FpQcDjY?= =?utf-8?q?FYL/m2+6BdZTISM+LGHwfzEReavpNwXePsWDwQfR7ecsq+f9yANGfpXQ06sNnfS+y?= =?utf-8?q?44BEgU/eFg+0nxb+D8SRVWhGftLqEfxF0KOK8LW6iz/MS5AIx6ZssunWSpqm2cKwg?= =?utf-8?q?4woVhCBCFTFOfbUTjF6sRlr33pS3ys7EAJ3hNDCGXIRPSjQ/TYeXADJQ++DqGts34?= =?utf-8?q?rcBVHaCc+WqwOB8cSPVm6RIMHUvGRA2yEeoTal5uNPuIyh5ANVIH8ux4ETI3u04Vw?= =?utf-8?q?/DFuchgYCrjd5lgc+KT4Vtn0DfFAscUGYm+C6xoK9nlA6BsDmU5pOuUdWgYpB2SV+?= =?utf-8?q?70T31kL2gzgV6Pwvasayts0Oe9hj+bNl8bNCPdU5Nzk+hb4m2udUntcWf7U0S9jyG?= =?utf-8?q?PAE6xhIFy0pbg1vN4kbNpboJ2SWfqf3Y+dxndVZePGS+GwQzuCiabz2hk0mWycj20?= =?utf-8?q?TAHjgU4PngjEMjZApLIiynRVig/pCjryVJvjNYmr1a28pLJD3TWihSTRDlCX5gXSQ?= =?utf-8?q?HDCvSLno2OIXoADJGIibOzEt8RA38sNMApXQ+/auGvfYSfra9V5fZ5JBAYT1uAWQu?= =?utf-8?q?V33Z7nxvs2cE4FV1oEFlhSHdgG8U+XHyZ59TupqgXzvoNVgxNI9leiPnwf2D70BCx?= =?utf-8?q?4Joy+CjKZrGl/FDgQ9NLLsnvt9BEeUykXae6T851Py75i/E6puCYE05XfEa6Qe2R/?= =?utf-8?q?tqreOXCDpMfFGs5zsiO7NfLczaQtlbFdG1hAcgloYngWV+JWItURtV9Ew0b1mptDF?= =?utf-8?q?fht30v0pBzbkfVdrQMCpwnKXW7cS1m+HfFKk+zjh+nLcdpawrJQ8K6O3L7IVJfitu?= =?utf-8?q?XCrOERkV/oqTih6glVl/NTYS7G6fgb/bpo6MM94qdFPpt+9HNtiSrAKHG2YvUbb7h?= =?utf-8?q?fXbc/8PSMkrrrSylNz+43MtwBTk2hE8i3L2C090CQH7ETRVZhcE3k0AlChTRDDgqv?= =?utf-8?q?Biq+9oirLkYfOFlc4yMIrH+wga8mfMx9WakrFfUMCbpyVfw4v+8MXp5Z3CeUmFUNn?= =?utf-8?q?KpGhPt2wuTXp+4uWMb2piFKhcKzDkn7Ht3fOtQxV3YX0ljijH2ccSuEVWkNwVN+X2?= =?utf-8?q?nAR1Ck2nClPd0hAc9OguapQJ8orodvo2HqCFtkhpVMwgdixiX6twjZnYX+0KvuZk4?= =?utf-8?q?pkYjoHA4S+aTTpNK8fQE8Xkhq9/rTxty11LHXpWGtnocx4A+rZ4FD2d9pCAxRvP0F?= =?utf-8?q?zoMth2T/K71zK9dtYPNol2zk5VLQCsXqlQjJbThz/LuhEvxJNpDvAPa/TowkcftFw?= =?utf-8?q?OMlSREKqnG372C7q62IJJw/b9pdAE7C3b5TTOKBDl2ZwfTuTuj/mIxAOCJEkhyXCe?= =?utf-8?q?trQ0Qmypr+fz+Ar2mo6tygGZHDbcTKb4NivT7M7N1lKaZm/Lz07e9hNuypu9+RG+h?= =?utf-8?q?a6vFaKFykIhpGIOAxB1xQq0kZlGnIorVug=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: bf5c6baa-bc52-40be-eb34-08dd02591b99 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2024 13:59:49.7005 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 6XOJ3Eybjo0JLpj/29lRNVqRuKcWmG01yjRjVB2AFqM8ZOIKLWzkiYuPQ6k49RtFqP1/Jvf6qoR2up8FciNf4jNd0PhyosO0F6q87XOGkVo= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9075 From: Ciprian Marian Costea The RTC module enables Suspend to RAM (STR) support on NXP S32G2/S32G3 SoC based boards. Signed-off-by: Ciprian Marian Costea --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5fdbfea7a5b2..584cef78c984 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1209,6 +1209,7 @@ CONFIG_RTC_DRV_DA9063=m CONFIG_RTC_DRV_EFI=y CONFIG_RTC_DRV_CROS_EC=y CONFIG_RTC_DRV_FSL_FTM_ALARM=m +CONFIG_RTC_DRV_S32G=m CONFIG_RTC_DRV_S3C=y CONFIG_RTC_DRV_PL031=y CONFIG_RTC_DRV_SUN6I=y From patchwork Mon Nov 11 13:59:40 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13870780 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2051.outbound.protection.outlook.com [40.107.20.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6FA941A01BD for ; Mon, 11 Nov 2024 13:59:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.51 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333597; cv=fail; b=JCvT8GNjX0I4gJnSctr67pHmqii3LvmZeQBSSSm7f06Dg55ye02ksgCLycJH+/gyqd0U3af0IMRq2E3aSda6I1Nlb9uUXtVNaEOUKAPqI4wkZhpQWeV8ZPtxUQDYtSnlqoVvTraGmxQvy8/s2e6u1XZOGEpsc2+6wGPM1Zk6yT4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731333597; c=relaxed/simple; bh=29cp7YMCqHQRGq0isxS4uMh3P4LeDbfkrIl+b4C/9ss=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=OS3DAPJcwkRpuIyTTB6VgkJhnDeZhhY1QhhhHsNu0thXBItHv+1kQcwvay1yUEhtOHZDOmk0NQRNEq2Wszo+JgPi0K2ukNIwzFMDmA2fIi1PMH8ziRIKtqrQab+bKIyOg4DGY0jN+7icQgrDegA9iWEN0czCkXjZbMxywwoeL+k= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=CFAEbbpL; arc=fail smtp.client-ip=40.107.20.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="CFAEbbpL" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=YR83ddbS7iJZIk2gCQ24rnqHZ/jtnG4j0V8hwaeqm2cYgxo+4VYmIIFN2oG5SGd7MSr0JL4FcrhpQR8cTC1bY7bqlAhOf6IU88eI83NBMk4aCM9BZA6TZHxwEyjgLt6AGYXG4cslb2Swa/DstHJzKVChOPmdbBcfvkEFFndAvQumZwH/DaJeyxYNpGpW6T1V33Py5Jv5syAtyck+ndckkENRncFupwT9rgjoFiFMc4FgXxWmWM/BtkvjzMRHSA4RFDl2m+LczXKA22VxtmO6VwtrAq8U07Zs7/MxBekgXPr7YRICBV8XiOiJOHcBNKJvEkZcielZxTqH2y/gKObldg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=cENzZQZ3t3O6B00/e3wN/3BkHE+s7HOxtwT75VQaV/3tmlbLfbMtPyYmBTnjUaMsfXCwTEt1QanU4m+eJJtqh7aTAEvNjag/4dcioATHjgqsQK/QNRSPVQFGc0iFDLFGck2abVBDgHYdlt68aWGwu+7+H4kbzJFs/zhV8zJBF9753zBwWeKEXdLdWJF9A+8J67kYCF1DwgH+J3KGoXft34LxcsefbLxDigo8mVrjaJQz/yeIJiaT+hF/GsWhnvyCN4L+ooHLxvCBdjbQ1P0Jcj8xfzfcwSeyXB9aU1UutmBW1JpILmhzApRMnSQ7zBzz2nQpEyQSGx93fMp66dv1/A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=CFAEbbpLoWcv9La6dN/lMEsq0Fz+kVRO/0w3FMOite3Mad0rPLhzJUKksqrMy4ml8w0gtwXKSbO17hFcgoRxrrW7k/zX4QbHrv3pBEv9Ejr2W43O5MOpbYmzRV9JYY9KhsSRFUrfuI7Wo9rAMDdPLj+tHSGYR2UYfhMytnQGG3rDYKXX4UA5W1DNoDiO+IWNX04Two/bW53qAc48aS6/0dwIL57WT69u/VnZutxH4JArGQ0GhXu3ThPuR2pQtlQrh22OHAtsdjfPT/NDc67JpG9e1yxQI7QQCXY/Pwt3FbLgBqeoSZuw7S19VDMr/MCCbZoK4s2WEc/5uTOuFQw9Tw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by GVXPR04MB9927.eurprd04.prod.outlook.com (2603:10a6:150:118::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8137.28; Mon, 11 Nov 2024 13:59:51 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8137.018; Mon, 11 Nov 2024 13:59:51 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v4 4/4] MAINTAINERS: add NXP S32G RTC driver Date: Mon, 11 Nov 2024 15:59:40 +0200 Message-ID: <20241111135940.2534034-5-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> References: <20241111135940.2534034-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AS4P195CA0006.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:5e2::11) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|GVXPR04MB9927:EE_ X-MS-Office365-Filtering-Correlation-Id: 500e05f0-34dc-431c-8b4d-08dd02591c9a X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|366016|1800799024|7416014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?/V2PfO6xh2YSzSKS0RT/wyOjdJfFVX2?= =?utf-8?q?M66VqvbEsNrxKObsRV44JXb+IQJcAsN1lUYHC05J9/2+sFTiTrAPfPxZ6DoJz9Nrq?= =?utf-8?q?eMOSXPLKUZzgu3RtQO9gBPqC/KW+0Dnw2zgt+UyT8nccjQsDhSLaBqNbSrLK8I8OD?= =?utf-8?q?paAoKJ0cM6bl9D2Sai1adawN+eUzVqhJji740YKbOHg/nX1gylfr8GIwzBQ3SQqXG?= =?utf-8?q?i/nqBHB/qmINr3fUUtmY3/AFgaC2bOsPokOQLzNIIZ5dNMOWXnebpUeFcseJRjTXG?= =?utf-8?q?4Il04t4ofh97deBPZxjPgSLME1vKcCqiJuycX++Go/O0rKIDtNdMEk6HwNRAAUvVJ?= =?utf-8?q?Jvx8LzLayWlKWYl2T1vW3RrUWQ+YKlvPSl3D44AV6a2sRjgzyq0thD3HFGmP48h3K?= =?utf-8?q?ZxF7JMbR5mejmKCpEK4BtaBTZU8gaK1ttD09Zxr/tNafGy2kTum0Apwg7U25/m20W?= =?utf-8?q?H/5HedZavRNlonN5suI0cqU06MwSb7iVXCyZt+bs8BdNByNjuvz3XEbKa3mBNMPq3?= =?utf-8?q?ihEGZqBOfq9jMby/EVar24WEyz5mwR1wBpILON+h/zkQqI/uTAJGq67LL7Eo/onpC?= =?utf-8?q?kCXXcuL1VekCqbs7oDCeGmBXsJpQ0Nc4SGJbFVG+hQLPPGoRMaQ4ZwCjuBWxT1zEq?= =?utf-8?q?aROp8rHbOMLuRzpn5k14aOn5OvUMNvatS3rOx1EhSJ2GpnziNFOrHuJyrpKmcd0+i?= =?utf-8?q?gxfCnlqWBKnfT8521lVrUJ0m9AaUKB+mkslHxz69AFJjzy82/nolR+V95ETR2VVeF?= =?utf-8?q?1gCBjDnfLeyft6ynRXjf9y99A/QLlP2r3pqrojeKpJXEN0wfKvyTKsGLXxTU3MGnw?= =?utf-8?q?MFq5NKn4IWZ6yOOPdIZIcgMBnYGWohmouv8CTqnf2+w8Xknzyj77yULpyDoyOa9mZ?= =?utf-8?q?r229oIZzIk+xCkr9tcMxwYB9W9IDhQEcYnaVacMZu+r1SczJVpQz5Q0VHnjHjrt/1?= =?utf-8?q?Sl7bWbxzzJxBA0Rf2jGmTn3Ppg/WRNs8jLPHWAX4cv5ihsdnMdU3ehVSXAgMKkt4D?= =?utf-8?q?t+iNdX61JYch7ljkovy+SYtkyWghjt8r7KkmGHI0UrwS8aQX922wAIORPtj2HTa9D?= =?utf-8?q?DV6R2M2P0atCGgGT9X9PcSWf30KpknYVn4HsLPlk+QYDATS75pUBB1kyMWEPVQf1P?= =?utf-8?q?sJPXY4CvDAFbn3GcMjiLb0G2BinhKQOgpLcMhX7rbuinJWUt3yp+hz0MgOsm+xoPv?= =?utf-8?q?RxiRHOTHpH0S9MzZPxUSvNonFTR9otYSUqL3i6akPsxYug0tEbRRgHoCKmgdNnZTI?= =?utf-8?q?OpvHiwTxqcnjS?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(366016)(1800799024)(7416014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?pactayLK+lrhoLBu7IIL7UVewVmj?= =?utf-8?q?x84Z1Gp/LD6jVQ8p/M2IGXAhmup/g8psLorv3hoKYNEdnL01ZwJVp7ksvdDBbRnRd?= =?utf-8?q?XmusXBljQ1fQySaBkqi5oarTe1E3MmH8WnOOxeniygzGY+ZNcKC7m28i9b2VrFH9f?= =?utf-8?q?en0+MqR7ic/BMMzQl1qCVkA6+PTlSpyfUNQZgCLAcNYja9aEE7QEIrPlOIlD8kuwU?= =?utf-8?q?zfiprlq6g/HKd4f5+3LYnV7dmpi0bfnxEdbz0dXwDM6cMRAcdreKdizq5qFbQfrb3?= =?utf-8?q?w7O/9hC+OUrebAD6ExQCe/PtRy7TgLs6M7htJfc4WxpWiEih1OovDKY4aHz8z3Mei?= =?utf-8?q?rQWOsJ/JZlUtL7GWfIIblsqDab+jfbaccfK6jBYXo4oC5JQKE6pk6imwDp7gT0ldx?= =?utf-8?q?sprsqof6me+Aggw2M8QdU97Tc+yPKbmmh/Lt+3Xclh+nZcLBgTWVaFKDOdfIxNwVS?= =?utf-8?q?/5rsi3BXCatjjDJO52a/UEzOPNQDjBBNigLDZl3D61pjoKBIC8D6daywIYDRA2Ptc?= =?utf-8?q?cuc6E0a730zl2flkcwJqyXGGrIASlMcW4abXsAcrwVN5umisB3ypw3wT95AXTO94f?= =?utf-8?q?lheWW53E6osjvgs7Uv5/K8cXp0Hm/jN/Qyv3pXZf+nJfZNPoNUbIfD8hsCvj032kK?= =?utf-8?q?Fq88/e8CjlXZROiqPD/9qHZE3Tj28gQ8lnb3XaZntqxy0Bp1Al13ehLUwxJTRrZhn?= =?utf-8?q?BFp0kmqnRekamoaVkH1r10ApaxH+jJhbNhfnZ7NgoHRpQZlr51VKbR+gTEkgNVo5Y?= =?utf-8?q?0bsPiRr9zdrRJ7PGjJvsfkye6kGRBsZt5lRz6O9PK5eIa+15MM1owN87m4C0K0jdM?= =?utf-8?q?whE3TG3IqEkRRoy7OG8oaJUEIuTCGkgOkPQRH4/wl8QM2sNqMCJ7wrcbUJ5sLFTCf?= =?utf-8?q?cl+GOrJZ61t5jlbM+C4NY9TUmd9lvk2lJhIJsTMss8MAdykAB3K+b6XnA4Ff2wx3g?= =?utf-8?q?wFYaBvbIzV12nzr9J7GgqN+weusr8vermM9wEgs/tVwir3ZSVDc8GPtUAxDDIPy/i?= =?utf-8?q?XxbjafZj0n2ce1swwc/sdyRBxZswDjWONDGk1ZU/ztjP8mB+rvLV81T1pbXWXFNAk?= =?utf-8?q?nrAdMCND9TLGbA4kq26TIh5H70O2clpdYqlGuRQs3UVToIGKrPL+5WHhrEysIivsi?= =?utf-8?q?Yr3rS9KifGUZzTj4HTHIB7PwFT+9M05uJooVCn30THuiZ4tGTBL0+iUHM115Kqdpd?= =?utf-8?q?b49jM96iECaI9Ez1JLL+AkArAN4tUEuRZpLwRe0k0riGUa+9ka1L1LwRz4vN08bcw?= =?utf-8?q?U0o/YG+IAwNBmkPvqKdvRSjX+xdu1s2Cexwk3n6qiA9mJc49v7z6stKjhpLGrja4T?= =?utf-8?q?iuCxnxsm0WfHuG37h0zvvNNwsdE8Qj3BrOxqSZOlznslCuMRT8ykWt5kMx2PNgL6N?= =?utf-8?q?WzHq4RoWBL/GEWBFqq6XxtKbqq9X9ndD0TsNX+Fp0gg0tu7qDCeL8QcqEdMjDOv/Q?= =?utf-8?q?k28kTPIcZU/TvY0zuw8SZww/u/96Nwx3fEb5dLLvobt3IVT84gtmia5SJaDqe38po?= =?utf-8?q?VG2ioj+CVzZ5effEZE2JDI0++jogOb3Dsw=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 500e05f0-34dc-431c-8b4d-08dd02591c9a X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2024 13:59:51.3780 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: d7Z1hNvxBeggobIl3/nnQZpfRynJ8fKFJiqMEcWE9zIE1O29wfOkrEjzyBOH4p0/IUtisqUzd7yAydkwrlwLdvVXTCjTIhfaWdQmJrd3ogI= X-MS-Exchange-Transport-CrossTenantHeadersStamped: GVXPR04MB9927 From: Ciprian Marian Costea Add the NXP S32G RTC driver as maintained so further patches on this driver can be reviewed under this architecture. Signed-off-by: Ciprian Marian Costea --- MAINTAINERS | 2 ++ 1 file changed, 2 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 7bfef98226d9..991a9df6819d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2763,8 +2763,10 @@ R: Ghennadi Procopciuc L: NXP S32 Linux Team L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained +F: Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml F: arch/arm64/boot/dts/freescale/s32g*.dts* F: drivers/pinctrl/nxp/ +F: drivers/rtc/rtc-s32g.c ARM/Orion SoC/Technologic Systems TS-78xx platform support M: Alexander Clouter