From patchwork Tue Nov 26 11:44:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13885815 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2084.outbound.protection.outlook.com [40.107.21.84]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD2CA11185 for ; Tue, 26 Nov 2024 11:44:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.21.84 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621467; cv=fail; b=uOB47xkF0SbtaWvOAVRmcUgplvcStLUvYKVPBo8Czs4zCJytI94m+zvav0MYV6FMFhAfj9yxSSLDr6NTksFvlndgfPror7/S4ke7PR4Fa0A60l6viNSbURlsd7Z0aRWtp2BAR4MrgKmaMNhsBY/q3af/26rdpuqfmIzn9YtBDbQ= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621467; c=relaxed/simple; bh=HoUe0C6pVV4kmDj3XBaqaUM1T84TyDQTt7WeEbqigzU=; h=From:To:Cc:Subject:Date:Message-ID:Content-Type:MIME-Version; b=EGPonuGlW6Ic0gPCuCaNTET7hiXVq2RWuRzuZaJixsqZoTZPwVm2H7NMQG6beOMC/oC/SIJ9xzbKhOGpil34hjWylHZesw5b2YzZOrmEmEiO1B4C9jiHMp6lA5oi6ZMcQQPNRlPKbBt/Bjxtlq0YXJnV2N1yLWITIQf2LwTfb0A= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=B00uqy4r; arc=fail smtp.client-ip=40.107.21.84 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="B00uqy4r" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=AePMjZljkdssojP87XOIMUMHtNDPbU3WfTOo9EgXsiGC88UMXw1VqevXxSAr/LJRn16cniC8+zF5T+Hc7RTJ2hE9PWUB3PaJUffA4XqPlhi91R5CUKccItqs2yVzEW6UJQweZRMf2mNLwjJm4JkY6pnOILjrRxeWI5S5BImWuN+nRDXsg62x0dWs29RNGwIfZicVNwhuvHdSRxGRd6Bn/J6QoC+9l5dHWF6JU+EY0qAu9mmKct5yC+uNY+AxSgxR/2iTS4MegEj31lTtyBxUZtAg5Qt5YQTJ598X3eL7mnHw/mb3yRLLJ767OxupA5xjO1QcFLHBIVfzlp4obviRnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=5DdgRaImBJGrmY31w50BHnYNZsbvbj/gDz5ekYx+7Bk=; b=V376h7KANybjX9/JqMknCCk2NBFwOjntcXg/LuqIL1R0Ek2+HXBAeEAy1RmVzIDPHmvuwR1obinlrEYh/EuplncZO7C0vNEAURteHM7dkSbdYzik3czP3KdPfgYDbCQonY1aMHUl6uY0aAYbq7PnYggqxlY7Ru9/s8XDi4oqhJel6vDPNqeJQU9QX24UagZ3387xHuZ114CbpyXhuKdGV1U6dsHVdtdrLCLezETGukUsYMgeOnoO19L9VY2/Th9Gk2wnTvZI5KZfjR2Mi/FMRmc2mWh/U5txTifU7YQ97qxWEcG6BB/beF++H57rIbWzZOp30TEfdnBl0eRIL4af3A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5DdgRaImBJGrmY31w50BHnYNZsbvbj/gDz5ekYx+7Bk=; b=B00uqy4rAnyQgdZnoUcMdC8AANl/m8JZiOGYZ1HQs720XAmObBhQt2YZDzky0Hg/glDi7l30Wrj6qJiMxpl2F2je1K2SwPrUSDLHA9Nj0GH6+Ib4OJslcgUKckxBRg4855RGAF1pWP2ILNWeHPgGa+wVfgx6mhzr7B1ZyklPxHCzduAjr0f/xmgTJtZO9Z9c1FDDygsKKtAiwkhl72hsk8ehPyBK4Md6Bic6tdphu0p3kaNmPKVHlucxQBBlJJqVUspE9A9GkTPiis7kD0tlp5CAJO5ExdZEYneOpe/oapRSoYtAyqnkfAIqjIazwXEgqQuuKKhby3ReeFvO9y08yw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PR3PR04MB7339.eurprd04.prod.outlook.com (2603:10a6:102:8b::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.20; Tue, 26 Nov 2024 11:44:19 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:44:19 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH] mmc: sdhci-esdhc-imx: enable 'SDHCI_QUIRK_NO_LED' quirk for S32G Date: Tue, 26 Nov 2024 13:44:09 +0200 Message-ID: <20241126114414.419469-1-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 X-ClientProxiedBy: BE1P281CA0275.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10:84::11) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PR3PR04MB7339:EE_ X-MS-Office365-Filtering-Correlation-Id: d15946d7-9e4e-4b40-28dc-08dd0e0fa9c1 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?nYjBD0gRhvV/TYek+KOw9h4ofoi9Rpa?= =?utf-8?q?b2eYGJq2bXyqDwuK87TgOBO420Ce+KI/wqINdg6+oBruQD9m6wa0uJCRkTlDalf7K?= =?utf-8?q?FE0x+bfQfix+HltC/gSr6uNhZ+4TchdU0MmqxNlDi6WMyWqCSd+1aijseip3OVB6/?= =?utf-8?q?FjLf0R5z3IPvLCAWnU6EIu02docemX3RxrbnSy4DmO6cn6aVecV7OsCNvYrP6+2lD?= =?utf-8?q?HqtZzN5BnNVCXZi/gnaZM400RX2fMj3bDMxdOsbZNPyj8pZVhoFYMd74I+Xwi9KJT?= =?utf-8?q?JY9TvzwvUfP5QdgvUzZBwO3NI/QnAFurZ52TNpYSevIkGHqJq2m5Q5qJR9Ic4xcdy?= =?utf-8?q?xcLfVu+WlTLVdr9cY+LkffNUfdDuPP93WPOay8V/xR2RXwAvJvdeA2duilJPirLeE?= =?utf-8?q?azYv9v6CJegu/PJPs0UzFrpA5QQP6cDNn9RafVKpcwvhi4BGzdglZbatt5xqE8D8n?= =?utf-8?q?rILAC7El3V/jwvhS4la3hG+an0Ef630st1her4YLGVPFfr8jhOyXf+hdKog0qQ8uP?= =?utf-8?q?6hbVOXRP5PDiWm2ZUMaz9Cvvnc3zB7WH7Ce+md7r2ToSkxcDwOvV+p/tsAFy/OGME?= =?utf-8?q?seF/4S869IWk/38wPXO87c/DzpXBy7gnuvNAP8lcfSk2gRx0EZ7ZA5k8+X96tYPoU?= =?utf-8?q?XwUiECuV4UYZU7qzmLjEuPleR2wyh1T2D30A+HlL3OtAHtyo7PQ7g3Ny5fqXhb/bC?= =?utf-8?q?GKArO5bHNcvQJm4WfnZx5JbAlc/vFT4mI/+3jWB/HmV6VjUrixsOUNTZuL5yXptPY?= =?utf-8?q?VUfZGeSKcZOpZUCLV/YJ3S8n3m3p/G3Hj+Y+qlbZJuVEUQf95T3BWcKvPr83yi62e?= =?utf-8?q?tvZZBQ0kTaO9FBWvZqEXsjYDiPSwIc0zOoDYqx+hrgFJ8YxG+HCEDjjzgCphK3VtY?= =?utf-8?q?Xf/gbF+g957Zs5FHCZf7BsbeIbR0ooSfuLZWdzeOcg0PVGVCFWna7kyZpk+VUoe29?= =?utf-8?q?DyrWOoJeoAfWopVy1npMwp11kiLmqjQ/eLaTTVE9rF5AoWQRR8gIX9mhRWf3nRX/f?= =?utf-8?q?Ohln+cCltxlFP1WqnW1Nw4o+H1mYlX9rlh1R665hfJlDJ8rszymnxjRiG0SeShZht?= =?utf-8?q?T12zSnA6BEetkSd52InShQf4djL4vRqXysLHwHN+Wjf3IvIbe+h8iEHVFHUS/IXRx?= =?utf-8?q?hk79MmqCfTWkIvz1SzsuFMXa8zG2NxTnYpZAXV5C74+nIYcRxOKaEKS4M99Vk0PQE?= =?utf-8?q?iDaBMilaQdTuWjjeJpXHFXjKaz/mew3EjN31bIvz9jELnxQtLUB5MaN7l/vBt3PL4?= =?utf-8?q?u05+yD4Yh0nAJZbn7bZQmcojXsPpRd7mUmg=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?tg8IlPxPvtqDUjb9zearXzBVtVNN?= =?utf-8?q?0Q812a6rMv/SLaXs9dkjvB8qr29sjMUy1DO2k5PTTI5hh2kY3WxlfTZUUdCx1Y9jy?= =?utf-8?q?eJbbFMfPhqRqmtHxwzkGe2722aJ2YR9LhzYjyrdSmr0+dU1/RV83EnXqdPHrUzVOW?= =?utf-8?q?Wuo63qVP5V2clKmYnztXJuLcBFnGV9+bHINXJGS47ChQr7DCzv/CHUCmyG34Ht2xt?= =?utf-8?q?c2IKTl/O5dRLTW+lGBZ6KRFbgX0tW0ZP7WaJ0fz4WBQKN2q1X/zq90yD8sYL+P9U6?= =?utf-8?q?G0vM9lk8PvjaBMuIsi+kggyU0z8+NVnSOKgGxaESHQC2r5yec5B75MaL0T5XQPaE0?= =?utf-8?q?zRz7ReTVliQacfBwaSukJlYfbLBlEomcsc2Ko64twepXPB/Ss5j2nhkh6Ds6ejxB1?= =?utf-8?q?61RxWJZwi5WesjvpTo9jtfrcqpgUQqUQRqoNwkHq1366agdZmuUKFGTPIsHTHUgJP?= =?utf-8?q?cYXOpRMWbz2zHIZbcgRNU165Qph3uJSoZUrMib4i+/Qp0EQcQlXkSlZfWLaS8omge?= =?utf-8?q?llD/cGtag69RA6ws8Q/KQUTTlJt6jXVxG+R6QmZv/priCe70iBAEF/w/Fqv2QyJuR?= =?utf-8?q?tRQGvurtLwewWy8JmVY/j4q0YbiBlVDpXeUvIVJozXRSxemi/tXd/ListWC7Jb2B/?= =?utf-8?q?REa1QF8NjmOPBtY2IwLqKJIAMghgyhWHNCEozWAg6RQpAAVnVuAjtJdSjRk7l3g/M?= =?utf-8?q?0xgmiWu5PWrAvi+SSLKy8NCJ4x5r9OZdK3QZSVGZDUhGr2BO/zcdLPzIraa+ARY15?= =?utf-8?q?paydDLB/7fC6D6F5QhOBvzRQ+8t6dtqeSKgtgX++flJf3b9MJcV/gkp7B7noZFFDQ?= =?utf-8?q?Gq/TkMDWlT1DsLHk98VDY6UsvzbS0prC97ymtTFpqe7rWNP8MARXap08jkg17CAis?= =?utf-8?q?BDIjWFRRxoHi2IR1f0+m7iQV0P7eLpp81RUvvYX0WzDcpfSfVRfjIHyJyriNO0AFH?= =?utf-8?q?rmSogT5qpkUMvzntQPf7qigVeUMEj2k/nv7Mt5UdLrJD6+jEfQm3dR2wkFOpO0/oj?= =?utf-8?q?607RDMHi50tBPEBvfV4amIqPhwOSTk63RKnO78ZfMJj8NN8qYCnCJs8Dg5AnEt9r3?= =?utf-8?q?pzif3T5EYE1sU3Z1Xe3QusMfP+AvygiRC8K52rXJbPbakNtIEX+1Naw6UHXrijhGm?= =?utf-8?q?t6Ih3zEY5wEitP/DHInpOyrqPmqpjxZrPONGuyLT+1oGEElOBMRYz3qMvB3JBu4uy?= =?utf-8?q?T8HAfpK6I3MbOX4c9wweOfopoyydTe8v49JCcCT4ydAfVXP3XM2CTVOcBHeIee1gr?= =?utf-8?q?2JsrBqgGeOsI7YEjjEU3HSBBLmw1TV0M20E679x0QvQxd5hVawHvnEcQqEXiDKC8z?= =?utf-8?q?HsjhClaUGMqq5rhLpmUghJZaQj+O03kzWX31OvCbXDZrYTuu2yM1BG+WgjAqBfwIa?= =?utf-8?q?lruJetMZUQfMajH4IwvZ5WOT1Dj1ELmpZElmQ0ejXoqDGsBrIEoJ5xZN7EVhZPSFF?= =?utf-8?q?G+Eyh5M1gz0vhn+sheaxv321B9+X0NOYST7aqunrR2IJZT93CaHviWXY2fatWbu4K?= =?utf-8?q?nXxBAi4Iy7D3GY6XMuwNb+ChBUOgQR8/QQ=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d15946d7-9e4e-4b40-28dc-08dd0e0fa9c1 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:44:19.5023 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 97oYCaOrHus8lGSmKsg9/Gj+ui6Xtoa3Jy9Ud5iFGedG+C8ayN5PZujiKWSUbGozWWXIQqOrn452JvJX6o26zWpUTRof3gYtApejPZ5sozk= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PR3PR04MB7339 From: Ciprian Marian Costea Enable 'SDHCI_QUIRK_NO_LED' quirk for S32G2/S32G3 SoCs. S32G SDHCI controller does not have a LED signal line. Signed-off-by: Ciprian Marian Costea --- drivers/mmc/host/sdhci-esdhc-imx.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/mmc/host/sdhci-esdhc-imx.c b/drivers/mmc/host/sdhci-esdhc-imx.c index d55d045ef236..e23177ea9d91 100644 --- a/drivers/mmc/host/sdhci-esdhc-imx.c +++ b/drivers/mmc/host/sdhci-esdhc-imx.c @@ -304,6 +304,7 @@ static struct esdhc_soc_data usdhc_s32g2_data = { | ESDHC_FLAG_HAVE_CAP1 | ESDHC_FLAG_HS200 | ESDHC_FLAG_HS400 | ESDHC_FLAG_HS400_ES | ESDHC_FLAG_SKIP_ERR004536 | ESDHC_FLAG_SKIP_CD_WAKE, + .quirks = SDHCI_QUIRK_NO_LED, }; static struct esdhc_soc_data usdhc_imx7ulp_data = { From patchwork Tue Nov 26 11:44:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13885818 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2084.outbound.protection.outlook.com [40.107.21.84]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E63EB1D27B2 for ; Tue, 26 Nov 2024 11:44:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.21.84 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621474; cv=fail; b=G/ofQfxu+8+I9T1Svg6ge5cdZCNCpkeBiJ1NLUpnlzY4klhmwEWQGygpkVJ3ibM97Yx5kqMib55CE3WfaRpvZDhrVrNACXYKXo/ycTxwlrDDqT3n6pwO0OHqZnVnLo82rcR6rQeb0y9naCkZVQEZ+8B+yon5TSD29Vt7hMkQ13g= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621474; c=relaxed/simple; bh=ghYlrrpdO/U0GFlUgKLCeTLQf/z286Ld4c+VTyZ1XkM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=F9lZsvkKcfHtaDkc7VrmhVS+AiZ7ftJ5BujeGtrlfmOphDuthBO2e3n2IgW6YYAoTL4nsmxkZ0vR8YuwbBFUDtirCskZBVD2y2594xUtllpYkvuq7ZAs3hcsT9teMqXmjh8OpI5lIAOzy/MS0PYXv25Y54cpaWt2z3BKNVLuKsg= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=ICGdlxh9; arc=fail smtp.client-ip=40.107.21.84 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="ICGdlxh9" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=jbvUiQSV/F4a0/tInVM9Dp/twOCz2r9YLfwhhRx/uBxpBcQbmBfDdD7m8AlnZ0jO0Q3s+rVciGPokPMF7TvfcYlBDzfoFqWtu/57CSeYw1UBR/wikASGCwUeZhLscl5WmT6V5faBjpk9fXtdz3Yg93qLlOb4ahPi9zdEcROeli3kIQoe5+fARKrrzM00OZ77kTKq/ANshdCS2EpRFb/2iQfVRYrjrh6FUkYu7qdRqziOfnzDgvobfP2MpEe2RP5fqoFDp75KcAs8RLp0815MXW8JeXRwJrvz/jD3FV0SPiKRKogE3w/ExNBNv3KrN5f9abU0s3J9YtVGcimQp0cUOA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sGT7f9f6ionItdWDsRmqGZGyk8+LLofWhC7Kl/ZQ24o=; b=uTw6aqlYSj1fXOBNoM2hi0fDgCsAVVc5LbOAk2c7fhYPOs7rfGvZ/vrWYIkOfbXCrZhxoRTFXQQg8ixfRGGZW5QSyxNXMk0GJ0pI9gN35ZzV8rq58Xm8vos18oxV0eyZQPdXnM9ouuovZCmd+css1h1spjkLRBb3arnUhVCLISfBMtM3KOSssLjQae/2siq0WhPUGhNAkEbwe1S9Xke8zcoUzaNXfR8Tv+Q6zaUwm6YAkV0yxNpJHNVzlKLtwtTqVORwoGr/LzEXD96t9KSwoRcJIPvBuU6Uj1gy5ZmRdpNfahGM0yPvICcENx9+0OnDTdzMRm4nSlQ4eggBvqbHnA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sGT7f9f6ionItdWDsRmqGZGyk8+LLofWhC7Kl/ZQ24o=; b=ICGdlxh97bQLV40D1uVj549SfU8H2yBZj1OUdjGA10pwto/EfTkYA81UCEjLUnYVCbjaN/W4e9eHUoVk/dy2KHkwAUwUz6f85h1ePoOzAHE/0JQW31YKvDlbD466TXidVNTdnJQVpWEisv9vWDbYpPxNiPFZngSBphOZIChQyrF0Z3cK9O40QT7h3xCxElr0jVXuo3tJpV12czRka77kMSocUtbQb7rqKDw4Q4oqgxIHfQP8AL+ZhErfbRW2RQCWuOxBdk6ukbruyTg+h23u7922TbmD4Us60dz8EZJhBDYiJJOezVxUsWC/qLphrLOJmiipalE0WDLAblszgqoQQg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PR3PR04MB7339.eurprd04.prod.outlook.com (2603:10a6:102:8b::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.20; Tue, 26 Nov 2024 11:44:27 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:44:27 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan Hamciuc , Ghennadi Procopciuc Subject: [PATCH v5 2/4] rtc: s32g: add NXP S32G2/S32G3 SoC support Date: Tue, 26 Nov 2024 13:44:12 +0200 Message-ID: <20241126114414.419469-4-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114414.419469-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114414.419469-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: BE1P281CA0280.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10:84::20) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PR3PR04MB7339:EE_ X-MS-Office365-Filtering-Correlation-Id: e7c5608f-a3f3-4f3b-4212-08dd0e0fae4a X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?S779P8GdzbWyoQjq6Kw9LzkIF9Vp93t?= =?utf-8?q?HBmVtOsR6S06fNAwATvpbXgSGSh0454X1mzesHOGUvZ7zTyAXsICc4y8PvdhUyWf0?= =?utf-8?q?FAQT2Sap7Nt5IUyntadYyyZkz8jxBsTBFsnlBPBxy7qWOwDRAfmOmb7UlZM3tf6y+?= =?utf-8?q?S6e4JCJiKETzRvOOoDnnYPofOUi/HnDV5+8dwj9zj/lBlNSwkjNF18CUNZMbtbfC9?= =?utf-8?q?lfMJ+cjHnJxxSA9Fzr01j4n9hfB4XSgl2BDu50T8Isj44MoUCZaCqY3mcVLXA+Rmh?= =?utf-8?q?6UmzHZ32lw+tTa1oyw3a41DqenYFxmAdAtEDs2Y6q0ao1kDHqyh+QNRwxYZZrDplc?= =?utf-8?q?TJKAucGoHzVZNlxQSKvEppEHqGs9ldhO43IKrzU0la280ST5m4eJ+5pJHbV0exXJN?= =?utf-8?q?hlbqDIcy4Br+0/YY19TV3NcbvzayMvAbi6YpqdQl1zIgOaOI7iWEwDs+6VaMBVs5a?= =?utf-8?q?1wY6DBVpNWLLqcjgKOqHbF7tOAyCeEiosv+ROEc2pkvb1ILQiwRkdkcA8z7VPBT2K?= =?utf-8?q?Cc5mq5oCSmjudl1kUglYCxUDgG30E9AVM1CPbo/VHa3ujA8Ly/b6aZQQGI7K3XK36?= =?utf-8?q?PtuBVX+Kgw7wxodvqPljtm5/rh426TDW3pG7evDQYzfzSdDA92cdh4f0i0bWmGqUd?= =?utf-8?q?55JEhNqAZFBO6xeC9FlLlJ3WY6/s+na2xealyK2p3ka9ev6LckvweupnOGuD1w/ZS?= =?utf-8?q?fN32dffr5ef9mzHz5GDO6Rd+S6vQaaWLHzhwSJ4iAfMqfKi8VlsK+Tv/Mmw8e+imL?= =?utf-8?q?2uXa+MTtF1vDZW+UVcM0IRFYEu/rvCBV+YWiCRHdBe3m2QkaVwh9D8YEBblnjQzVB?= =?utf-8?q?1OpC42sxdkKzZ/s6waD8Lr2wAgtpH39j7NwT7yQLqs/iGfa/7HKc0eePbZYY8l0Jx?= =?utf-8?q?vEoL7moB5an3pWX72l21hjxIvCIpzE97PfEfP3YYD8OlOeSRUR9WU6AgFWUy+gqB1?= =?utf-8?q?A1qGS2m8UsGJDimWG2MCzzI6MyEdtiNMw8rSSR+8IgZqnVTbYiKHQ9PsOY5pvQ9KQ?= =?utf-8?q?6/wY0zOLHFT4ZYh63pxqZddUG0lkLVDE2zZuNVU9SRFY7LxqUO9nyF4W/yUj+fRli?= =?utf-8?q?P0kscJMyKAv2wW+ntvTx3TRMCBfd1O/Eecm5/iD9oOFO0nrlcpetkfCdXNlsRywX1?= =?utf-8?q?n+4Ueh0ItFzpC3f14sqxJ8RQdxV53XhSrImVd0u3ZZpkFHHA3+YyZFuy1lSP1GhmF?= =?utf-8?q?OqFoBHcJWlWizGT+7z6Kx7W5A5mUWc5RebwRUTHKKB0IrIWonsnGSbVDtG+r6QoYB?= =?utf-8?q?1ssowNa8z4tgDA0rT/mFy6raJBjLWGoI1yQ=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?AlE7DzuObLYSTTyhlzHFo/9DNqEZ?= =?utf-8?q?gC6xKGuUUfPd9HxiV/25WTjAEKai4XPjRvTH9F8HvzowRCtK/1E1hV23dFE43n2SD?= =?utf-8?q?z8hVF7RapWG6uqzryJC+DCqJfKrVnVwB1v0FYsVddQxpZQqgLUHiDYikxGW+CwVXe?= =?utf-8?q?Lcv8oka9p9iJ18N15dXR9Xhp0qoFYFcf+bJTZ7seSQHq/gucojF8WAaAQKgSNzLkv?= =?utf-8?q?KjqCyFT6etn1IsltTZUAJRS6XErnrenZKOnUaEUfmvhifRudpQxEseAwAJNTBPFtM?= =?utf-8?q?SrFceu0rZ/2Uh3LodqSauVkzpt0NE9Cr1/uBJQo+oG7QeK1Ejw+Sv6xeWZhe4PLBG?= =?utf-8?q?h7Wkv0DBFx38UnALk8gfiWFbpbL4u8y55QMR8w7L3MMIcsggbNyI2Sa86hT1FB4Hb?= =?utf-8?q?dRT8AvBdZDwP6DGP6NHX0zTpd3wZdYiAEocGAY0T3TBTeUYYusP0YmQxnzAMuiqMX?= =?utf-8?q?ZoTDuCzWG+sfQVtIGnJU3Cbns7h4HXlWH00CGPf3Y94DeLyzH5xg9WH+Tlv01wU2C?= =?utf-8?q?+C3l1M502KMNG9jxVQ/U+LXksnPnkrWQ/NAaL5Z135M9AXkPobgfGq8jv19JB+l/Q?= =?utf-8?q?6nl3DuC5V9k0MC5LIJSX5cL1NGWb6snQ2+kWElkDykaGenux30dzTa0DpSUkegZV8?= =?utf-8?q?b6CGgQAaXj7KJEc6nNCgniw4RFgUsA2Ao/wmnZls1BhjqvDcFm8U3zdb0LADqyK04?= =?utf-8?q?Szxp8IPd75ZmzVAo3inF9w9gbd79yfYjmH+0I2eq9zHvoNX8TryEexf0wMOMeDh7P?= =?utf-8?q?MiePaeDk+4QnDL25hwB85KcohSEz/7hnpPpRuWmpNOaEumY58gX9hrO6FC62K+tqK?= =?utf-8?q?G00BY7a1tbd6npciMzPnQEu/jQZtjvyCBZmN8r+Ds/Kz9jvwWPKUavemjNVfJIvvV?= =?utf-8?q?3iOutbVph5vl+LDc40H+Z3X4AQjnBYlLAkQ6FU3/1/g7920oc+3B/XmowIwcRrDHw?= =?utf-8?q?KItDRASGSB9cBtwCCIKwkg+UPQGlQj3/iHqy6fbFM7xBFAR+j0sS9uBGXw/nv/Ogw?= =?utf-8?q?KSQimqdZEV9YVJnX7GdccgXpp2mj3uhoJSIl6yo8rCzkrHnWlYlPbY83QS+5lbw8I?= =?utf-8?q?H6NV4YlkZtBSz+SBEe3Nn8rVpHHUn0hcMdXYW34Q+cd1Y7uOlSV3nnwPyVi1ma5Nv?= =?utf-8?q?e1RJfbSKQeBtO+QrikF26k37/tQF7Se05h73l3nEq2P9L+gD79Cx8R5mQ5oWQ7EXl?= =?utf-8?q?2k8BjB7uLHoADJlcO3I282/WrUIKoHPKrzYsLN55bc1HBSl4sImFdc6okReDGCQgw?= =?utf-8?q?gf1iLV0HWRdQ96CgbK5v3W4fZLmVRN/zgQDflPj2Bn6JgcXIBAgLyxpUuk7+rKnTL?= =?utf-8?q?xvSaCp4Z/tGON701rJRJd8gqZoT5VGRjjv1tekyT+3GMVW2lzcuGVE3+t8hZ45mVL?= =?utf-8?q?HwTiXLl1oDkXTJIuDCPcd0e/7ZFO05u9UpYE2XBBJiluvycuOXyH157qDYQY3kniu?= =?utf-8?q?Smjq+UoDenYKyff008ZbW3H1AXWT5fW9ft/FydoagQ9ESyynn5y7767xwN0o37Rc4?= =?utf-8?q?73G6CqsLXL/hf0840DwgUE/3jfOhTiOGcA=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e7c5608f-a3f3-4f3b-4212-08dd0e0fae4a X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:44:27.0168 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: oamWofeWR56AYXzzGVYr/LdUp6GbYwXPLgzw+TQTBMIfcD0eb/mQBxUu6xroO/pPU0PbaSnngrTVLp5Ln5K0Y4jZP74Mu03AEP8oCus1ULQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PR3PR04MB7339 From: Ciprian Marian Costea Add a RTC driver for NXP S32G2/S32G3 SoCs. RTC tracks clock time during system suspend. It can be a wakeup source for the S32G2/S32G3 SoC based boards. The RTC module from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- drivers/rtc/Kconfig | 11 + drivers/rtc/Makefile | 1 + drivers/rtc/rtc-s32g.c | 554 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 566 insertions(+) create mode 100644 drivers/rtc/rtc-s32g.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index e87c3d74565c..18fc3577f6cd 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -2054,4 +2054,15 @@ config RTC_DRV_SSD202D This driver can also be built as a module, if so, the module will be called "rtc-ssd20xd". +config RTC_DRV_S32G + tristate "RTC driver for S32G2/S32G3 SoCs" + depends on ARCH_S32 || COMPILE_TEST + depends on COMMON_CLK + help + Say yes to enable RTC driver for platforms based on the + S32G2/S32G3 SoC family. + + This RTC module can be used as a wakeup source. + Please note that it is not battery-powered. + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 8ee79cb18322..a63d010a753c 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -158,6 +158,7 @@ obj-$(CONFIG_RTC_DRV_RX8025) += rtc-rx8025.o obj-$(CONFIG_RTC_DRV_RX8111) += rtc-rx8111.o obj-$(CONFIG_RTC_DRV_RX8581) += rtc-rx8581.o obj-$(CONFIG_RTC_DRV_RZN1) += rtc-rzn1.o +obj-$(CONFIG_RTC_DRV_S32G) += rtc-s32g.o obj-$(CONFIG_RTC_DRV_S35390A) += rtc-s35390a.o obj-$(CONFIG_RTC_DRV_S3C) += rtc-s3c.o obj-$(CONFIG_RTC_DRV_S5M) += rtc-s5m.o diff --git a/drivers/rtc/rtc-s32g.c b/drivers/rtc/rtc-s32g.c new file mode 100644 index 000000000000..ad78423783da --- /dev/null +++ b/drivers/rtc/rtc-s32g.c @@ -0,0 +1,554 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define RTCC_OFFSET 0x4ul +#define RTCS_OFFSET 0x8ul +#define RTCCNT_OFFSET 0xCul +#define APIVAL_OFFSET 0x10ul +#define RTCVAL_OFFSET 0x14ul + +/* RTCC fields */ +#define RTCC_CNTEN BIT(31) +#define RTCC_RTCIE_SHIFT 30 +#define RTCC_RTCIE BIT(RTCC_RTCIE_SHIFT) +#define RTCC_APIEN BIT(15) +#define RTCC_APIIE BIT(14) +#define RTCC_CLKSEL_OFFSET 12 +#define RTCC_CLKSEL_MASK GENMASK(13, 12) +#define RTCC_CLKSEL(n) (((n) << 12) & RTCC_CLKSEL_MASK) +#define RTCC_DIV512EN BIT(11) +#define RTCC_DIV32EN BIT(10) + +/* RTCS fields */ +#define RTCS_RTCF BIT(29) +#define RTCS_INV_RTC BIT(18) +#define RTCS_APIF BIT(13) + +#define RTCCNT_MAX_VAL GENMASK(31, 0) +#define RTC_SYNCH_TIMEOUT (100 * USEC_PER_MSEC) + +#define RTC_CLK_MUX_SIZE 4 + +/* + * S32G2 and S32G3 SoCs have RTC clock source 1 reserved and + * should not be used. + */ +#define RTC_QUIRK_SRC1_RESERVED BIT(2) + +enum { + RTC_CLK_SRC0, + RTC_CLK_SRC1, + RTC_CLK_SRC2, + RTC_CLK_SRC3 +}; + +enum { + DIV1 = 1, + DIV32 = 32, + DIV512 = 512, + DIV512_32 = 16384 +}; + +static const char *rtc_clk_src[RTC_CLK_MUX_SIZE] = { + "source0", + "source1", + "source2", + "source3" +}; + +struct rtc_time_base { + s64 sec; + u64 cycles; + struct rtc_time tm; +}; + +struct rtc_priv { + struct rtc_device *rdev; + void __iomem *rtc_base; + struct clk *ipg; + struct clk *clk_src; + const struct rtc_soc_data *rtc_data; + struct rtc_time_base base; + u64 rtc_hz; + int dt_irq_id; + int clk_src_idx; +}; + +struct rtc_soc_data { + u32 clk_div; + u32 quirks; +}; + +static const struct rtc_soc_data rtc_s32g2_data = { + .clk_div = DIV512, + .quirks = RTC_QUIRK_SRC1_RESERVED, +}; + +static int is_src1_reserved(struct rtc_priv *priv) +{ + return priv->rtc_data->quirks & RTC_QUIRK_SRC1_RESERVED; +} + +static u64 cycles_to_sec(u64 hz, u64 cycles) +{ + return div_u64(cycles, hz); +} + +/** + * Convert a number of seconds to a value suitable for RTCVAL in our clock's + * current configuration. + * @rtcval: The value to go into RTCVAL[RTCVAL] + * Returns: 0 for success, -EINVAL if @seconds push the counter past the + * 32bit register range + */ +static int sec_to_rtcval(const struct rtc_priv *priv, + unsigned long seconds, u32 *rtcval) +{ + u32 delta_cnt; + + if (!seconds || seconds > cycles_to_sec(priv->rtc_hz, RTCCNT_MAX_VAL)) + return -EINVAL; + + /* + * RTCCNT is read-only; we must return a value relative to the + * current value of the counter (and hope we don't linger around + * too much before we get to enable the interrupt) + */ + delta_cnt = seconds * priv->rtc_hz; + *rtcval = delta_cnt + ioread32(priv->rtc_base + RTCCNT_OFFSET); + + return 0; +} + +static irqreturn_t s32g_rtc_handler(int irq, void *dev) +{ + struct rtc_priv *priv = platform_get_drvdata(dev); + u32 status; + + status = ioread32(priv->rtc_base + RTCS_OFFSET); + + if (status & RTCS_RTCF) { + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + rtc_update_irq(priv->rdev, 1, RTC_AF); + } + + if (status & RTCS_APIF) + rtc_update_irq(priv->rdev, 1, RTC_PF); + + iowrite32(status, priv->rtc_base + RTCS_OFFSET); + + return IRQ_HANDLED; +} + +static s64 s32g_rtc_get_time_or_alrm(struct rtc_priv *priv, + u32 offset) +{ + u32 counter; + + counter = ioread32(priv->rtc_base + offset); + + if (counter < priv->base.cycles) + return -EINVAL; + + counter -= priv->base.cycles; + + return priv->base.sec + cycles_to_sec(priv->rtc_hz, counter); +} + +static int s32g_rtc_read_time(struct device *dev, + struct rtc_time *tm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + s64 sec; + + sec = s32g_rtc_get_time_or_alrm(priv, RTCCNT_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int s32g_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc, rtccnt, rtcval; + s64 sec; + + sec = s32g_rtc_get_time_or_alrm(priv, RTCVAL_OFFSET); + if (sec < 0) + return -EINVAL; + + rtc_time64_to_tm(sec, &alrm->time); + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + alrm->enabled = sec && (rtcc & RTCC_RTCIE); + + alrm->pending = 0; + if (alrm->enabled) { + rtccnt = ioread32(priv->rtc_base + RTCCNT_OFFSET); + rtcval = ioread32(priv->rtc_base + RTCVAL_OFFSET); + + if (rtccnt < rtcval) + alrm->pending = 1; + } + + return 0; +} + +static int s32g_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc; + + if (!priv->dt_irq_id) + return -EIO; + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |= RTCC_RTCIE; + + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; +} + +static int s32g_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + struct rtc_time time_crt; + long long t_crt, t_alrm; + u32 rtcval, rtcs; + int ret = 0; + + iowrite32(0x0, priv->rtc_base + RTCVAL_OFFSET); + + t_alrm = rtc_tm_to_time64(&alrm->time); + + /* + * Assuming the alarm is being set relative to the same time + * returned by our s32g_rtc_read_time callback + */ + ret = s32g_rtc_read_time(dev, &time_crt); + if (ret) + return ret; + + t_crt = rtc_tm_to_time64(&time_crt); + ret = sec_to_rtcval(priv, t_alrm - t_crt, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is set too far in the future\n"); + return -ERANGE; + } + + ret = read_poll_timeout(ioread32, rtcs, !(rtcs & RTCS_INV_RTC), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); + if (ret) + return ret; + + iowrite32(rtcval, priv->rtc_base + RTCVAL_OFFSET); + + return 0; +} + +static int s32g_rtc_set_time(struct device *dev, + struct rtc_time *time) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + + priv->base.cycles = ioread32(priv->rtc_base + RTCCNT_OFFSET); + priv->base.sec = rtc_tm_to_time64(time); + + return 0; +} + +/* + * Disable the 32-bit free running counter. + * This allows Clock Source and Divisors selection + * to be performed without causing synchronization issues. + */ +static void s32g_rtc_disable(struct rtc_priv *priv) +{ + u32 rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc &= ~RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void s32g_rtc_enable(struct rtc_priv *priv) +{ + u32 rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + + rtcc |= RTCC_CNTEN; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int rtc_clk_src_setup(struct rtc_priv *priv) +{ + u32 rtcc = 0; + + switch (priv->clk_src_idx) { + case RTC_CLK_SRC0: + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC0); + break; + case RTC_CLK_SRC1: + if (is_src1_reserved(priv)) + return -EOPNOTSUPP; + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC1); + break; + case RTC_CLK_SRC2: + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC2); + break; + case RTC_CLK_SRC3: + rtcc |= RTCC_CLKSEL(RTC_CLK_SRC3); + break; + default: + return -EINVAL; + } + + switch (priv->rtc_data->clk_div) { + case DIV512_32: + rtcc |= RTCC_DIV512EN; + rtcc |= RTCC_DIV32EN; + break; + case DIV512: + rtcc |= RTCC_DIV512EN; + break; + case DIV32: + rtcc |= RTCC_DIV32EN; + break; + case DIV1: + break; + default: + return -EINVAL; + } + + rtcc |= RTCC_RTCIE; + /* + * Make sure the CNTEN is 0 before we configure + * the clock source and dividers. + */ + s32g_rtc_disable(priv); + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); + s32g_rtc_enable(priv); + + return 0; +} + +static const struct rtc_class_ops rtc_ops = { + .read_time = s32g_rtc_read_time, + .set_time = s32g_rtc_set_time, + .read_alarm = s32g_rtc_read_alarm, + .set_alarm = s32g_rtc_set_alarm, + .alarm_irq_enable = s32g_rtc_alarm_irq_enable, +}; + +static int rtc_clk_dts_setup(struct rtc_priv *priv, + struct device *dev) +{ + int i; + + priv->ipg = devm_clk_get_enabled(dev, "ipg"); + if (IS_ERR(priv->ipg)) + return dev_err_probe(dev, PTR_ERR(priv->ipg), + "Failed to get 'ipg' clock\n"); + + for (i = 0; i < RTC_CLK_MUX_SIZE; i++) { + priv->clk_src = devm_clk_get_enabled(dev, rtc_clk_src[i]); + if (!IS_ERR(priv->clk_src)) { + priv->clk_src_idx = i; + break; + } + } + + if (IS_ERR(priv->clk_src)) + return dev_err_probe(dev, PTR_ERR(priv->clk_src), + "Failed to get rtc module clock source\n"); + + return 0; +} + +static int s32g_rtc_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct rtc_priv *priv; + int ret = 0; + + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->rtc_data = of_device_get_match_data(dev); + if (!priv->rtc_data) + return -ENODEV; + + priv->rtc_base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->rtc_base)) + return PTR_ERR(priv->rtc_base); + + device_init_wakeup(dev, true); + + ret = rtc_clk_dts_setup(priv, dev); + if (ret) + return ret; + + priv->rdev = devm_rtc_allocate_device(dev); + if (IS_ERR(priv->rdev)) + return PTR_ERR(priv->rdev); + + ret = rtc_clk_src_setup(priv); + if (ret) + return ret; + + priv->rtc_hz = clk_get_rate(priv->clk_src); + if (!priv->rtc_hz) + return dev_err_probe(dev, -EINVAL, "Failed to get RTC frequency\n"); + + priv->rtc_hz /= priv->rtc_data->clk_div; + + platform_set_drvdata(pdev, priv); + priv->rdev->ops = &rtc_ops; + + priv->dt_irq_id = platform_get_irq(pdev, 0); + if (priv->dt_irq_id < 0) + return priv->dt_irq_id; + + ret = devm_request_irq(dev, priv->dt_irq_id, + s32g_rtc_handler, 0, dev_name(dev), pdev); + if (ret) { + dev_err(dev, "Request interrupt %d failed, error: %d\n", + priv->dt_irq_id, ret); + goto disable_rtc; + } + + ret = devm_rtc_register_device(priv->rdev); + if (ret) + goto disable_rtc; + + return 0; + +disable_rtc: + s32g_rtc_disable(priv); + return ret; +} + +static void enable_api_irq(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 api_irq = RTCC_APIEN | RTCC_APIIE; + u32 rtcc; + + rtcc = ioread32(priv->rtc_base + RTCC_OFFSET); + if (enabled) + rtcc |= api_irq; + else + rtcc &= ~api_irq; + iowrite32(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int s32g_rtc_suspend(struct device *dev) +{ + struct rtc_priv *init_priv = dev_get_drvdata(dev); + struct rtc_priv priv; + long long base_sec; + u32 rtcval, rtccnt; + int ret = 0; + u32 sec; + + if (!device_may_wakeup(dev)) + return 0; + + /* Save last known timestamp */ + ret = s32g_rtc_read_time(dev, &init_priv->base.tm); + if (ret) + return ret; + + /* + * Use a local copy of the RTC control block to + * avoid restoring it on resume path. + */ + memcpy(&priv, init_priv, sizeof(priv)); + + rtccnt = ioread32(init_priv->rtc_base + RTCCNT_OFFSET); + rtcval = ioread32(init_priv->rtc_base + RTCVAL_OFFSET); + sec = cycles_to_sec(init_priv->rtc_hz, rtcval - rtccnt); + + /* Adjust for the number of seconds we'll be asleep */ + base_sec = rtc_tm_to_time64(&init_priv->base.tm); + base_sec += sec; + rtc_time64_to_tm(base_sec, &init_priv->base.tm); + + /* Reset RTC to prevent overflow. + * RTCCNT (RTC Counter) cannot be individually reset + * since it is RO (read-only). + */ + s32g_rtc_disable(&priv); + s32g_rtc_enable(&priv); + + ret = sec_to_rtcval(&priv, sec, &rtcval); + if (ret) { + dev_warn(dev, "Alarm is too far in the future\n"); + return -ERANGE; + } + + enable_api_irq(dev, 1); + iowrite32(rtcval, priv.rtc_base + APIVAL_OFFSET); + iowrite32(0, priv.rtc_base + RTCVAL_OFFSET); + + return ret; +} + +static int s32g_rtc_resume(struct device *dev) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + int ret; + + if (!device_may_wakeup(dev)) + return 0; + + /* Disable wake-up interrupts */ + enable_api_irq(dev, 0); + + ret = rtc_clk_src_setup(priv); + if (ret) + return ret; + + /* + * Now RTCCNT has just been reset, and is out of sync with priv->base; + * reapply the saved time settings. + */ + return s32g_rtc_set_time(dev, &priv->base.tm); +} + +static const struct of_device_id rtc_dt_ids[] = { + { .compatible = "nxp,s32g2-rtc", .data = &rtc_s32g2_data}, + { /* sentinel */ }, +}; + +static DEFINE_SIMPLE_DEV_PM_OPS(s32g_rtc_pm_ops, + s32g_rtc_suspend, s32g_rtc_resume); + +static struct platform_driver s32g_rtc_driver = { + .driver = { + .name = "s32g-rtc", + .pm = pm_sleep_ptr(&s32g_rtc_pm_ops), + .of_match_table = rtc_dt_ids, + }, + .probe = s32g_rtc_probe, +}; +module_platform_driver(s32g_rtc_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP RTC driver for S32G2/S32G3"); +MODULE_LICENSE("GPL"); From patchwork Tue Nov 26 11:44:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13885819 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2084.outbound.protection.outlook.com [40.107.21.84]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D02DB1D27B2 for ; Tue, 26 Nov 2024 11:44:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.21.84 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621476; cv=fail; b=KO7W2F6zpqQORL0jsy0Oscz3lG3DRWKIfrJtOsJYqHm7u6PBYXEUhgFdNBF/XtZvKbdu+C7pEAfZGs3XD2euMYw688AR27zzoZVBG0WSPKvJ8tCNNTl3wu6y98AFSVcoHeauV71cmON40lPIpNTKvdAfeRfmC4E1kxcpGkvWEnA= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621476; c=relaxed/simple; bh=2Ti9IA4q8+V6XEthcD+R/VQdUVoYnfSq6C++L4lt5Ks=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=agmFoWGznVs9Rw9Xdvt7KwbC49S4tRnY6Z9QmS5FVaUouuinoai8JMJ7Zb4kcI8/UTU7UBDnLHbfRzOWIhwFanzF6Ka/yD8akSDYXQpBlsADAD/PlYbI3890rhEj1tyR9cvglJ3Z6xvXMQW7XsZQ8efm1O/PjzBFoXq5ceBKSqc= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=eCYJc62l; arc=fail smtp.client-ip=40.107.21.84 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="eCYJc62l" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=kOzYXV+KRqUhTGhgul2H9cu9Y5GK60NlY3NvaNmYO9dNa//x8xIA/l3T+2u5EIkZR8jnbGPeX586mjsPD8iNWfoi6YwiKSyskVcBJkCwoH2fTq/7Rf6NWD2YVAiX7HXp5PGFNEtaEGuZ2J1wvJTdlieMgfYphIipJpOh1+oWVW9DC1eeGU9tTc9wCU2I4ub/ixa3Vq4Wd8HSFQxvuewuVTUpNIBshZ9oOBIa7pijYhrzsm4iDIVBofdJU5mYnKHuTFfSxET86/2/Pz08Dxk1pmLIDU8qFCEqYHzePVtuRriu5X57cp4rlCPhB0CKk727WyA7pWQcLoWVxqWJiaZTiw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=IpcKct8OJzusN1EL82Y/RppxVKKKSW/aLqK+JUEnURs=; b=jsCt2lAfPO51z6pF/psp8YB6zKNLJ18cs3MoFKO9f0s91nWe/2QXzgpPcWecB5Cj4ovmIodgfwVw37tlqEBdvkpxF8JaqAINSOWteRz+WQPUjYkCAob0sAY5mfs0w9Xd3KEz9gxb+/p+9BybVsnCanvhUuD+UJ2mumI21NJjQ/vhAJEY46AGNJjJy50QmLbu+1MAD52TRCqtuQv281haWr3G7NM9WCwz23f00De4SS+gCRldhnD7g/+H1yhOQCLsRe6h4s5f2jFbGyBblV28qC7JzW69ldNY6aJHp7uL52mZ5DRyh+BaBYaf+9CM/4I7BQGwopt8+4OLfYcF53TouQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=IpcKct8OJzusN1EL82Y/RppxVKKKSW/aLqK+JUEnURs=; b=eCYJc62lxvjyERk+zV+zXwpe42f9+W04va+pDdF+q2KQlxuFX7+TYlVj7uXTHHqqnMFgpzB7C9F16E0p/KST1hnerhAKSHA9T4Ur8JaAigRKDHmOcydky/aUw1x/gGco6Mk2a8jBmCwYBGMOxPnUoOx0OJUef70AZkPWrPdJYoN7k+nkchBeVqVuAEenSL6x6uz9bYwbBsXznpwpV8gpFIslpMD1+daceeEv7jaWy1BymWPlT+0IEygcoTr1Gp0WUrpo4vASaEPp7PxUUAXUuYV2ERZre0Wlg8+WvKy+b5rc29dj/QmA86esC1O9v1dnYzRQijbzQZVgL1rFjmj3AQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PR3PR04MB7339.eurprd04.prod.outlook.com (2603:10a6:102:8b::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.20; Tue, 26 Nov 2024 11:44:29 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:44:29 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v5 3/4] arm64: defconfig: add S32G RTC module support Date: Tue, 26 Nov 2024 13:44:13 +0200 Message-ID: <20241126114414.419469-5-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114414.419469-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114414.419469-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: BE1P281CA0271.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10:84::12) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PR3PR04MB7339:EE_ X-MS-Office365-Filtering-Correlation-Id: e1c881a3-03ec-4b27-f6e5-08dd0e0faf8f X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?/Bqowyy2KIHYpAvGxLzGAQ82AyPaWNv?= =?utf-8?q?+OWTqMgC+xifnkRuuxyPC39vqliFyRhsq8gywcvQJq/OLsOTd47PYb2YvaNrwV351?= =?utf-8?q?VF/QkPwl3mkTTiYpBuVlNc7qW/GkI+U6PgnHnIbu+roeIws8w2unRQUGG6W0gcxsu?= =?utf-8?q?bNzF2e9IupU4aTjAtlRnXgnsTTuUzSjJS+OXv/HXCWdCUISxsTyQWU4/3KnTLZU1F?= =?utf-8?q?dwspKnrGT6kSYqA8pXudMnTzMR7gLXQcVX2EV2qXjdJTOSIyAjVgZ56eBBpJWW34G?= =?utf-8?q?TM0aqakWExOQxXyx0iuldOX1K44SiHDnS0G2V/SPnkB3TBzxWQGJNiUG+lcxKzUId?= =?utf-8?q?GA+RswcEde+y9jB5fUOS7qtzeLDY5IRhNESxfqMDnguofes9xS+9t4soeCwE+NbEG?= =?utf-8?q?1wR1o9UtnqV+gJFIgguIpTGChYooSPYYwpU9hSQda/22MHzGdXo20j84OyxxdJFp3?= =?utf-8?q?dOYN259JgmTmEeIx7Sa1xs5nCRYxe9VVj7z57QRkBHC+/nUgMYXz3YdpIjkKSkZ2R?= =?utf-8?q?j/AaUDMbtZied8+ePX5ISdEkZpZK7rkLrWZgAJHQ4m+MnUOQVUPFdOlcnlU4SVqIk?= =?utf-8?q?5ombQ8xMOa9LQxAiTuFmuav6YHRfdoPkEwtxHA5zzOSwCrBZHBBiSKtm1Pd4zQs24?= =?utf-8?q?UxsMnpVXfoJHoBpaH1FpLmgttsFKAuenn8x7joCoiQgW9x4/KkmV+ir0FV23+P+Lm?= =?utf-8?q?cBcr8MOtIUEJc0rNB4WA01Gg5PWgDXUMFI0lIdS/STqJvIYFmberVWD1xJX1dpEDR?= =?utf-8?q?8VHK83Mccq4oYxQpLBKIDP95oOZJtg6OTySHE8aJEBb+t+O6Y5Ahgo1Z1H7tZO4wF?= =?utf-8?q?bZi9CFAr2WaS/AdRmooBcVXMPT5DEUKK+O797786cpCXmRrHU41ocvxlgsg+9dDYi?= =?utf-8?q?TILDRycJBlLf10G4P0jdqEKXds+UdYRIIEzgYMb5ffEDTxufuC7aMPhXG0AhAgfuK?= =?utf-8?q?RWUCC/myKVB/uvzZzvES93jC7vOqrgTYqtskD/DVV8w0lIZjIbId9rlrcrQaXUHMM?= =?utf-8?q?WNkphoyVKqmIM+3LPMDfttdEb1GVk5AMmtKhnqCp9BM3Ay/++swS3MpKpsrE42wcV?= =?utf-8?q?vxnC1JgTgs+ThWf3bZWISE4l1xjJpcbxXHJHN0A1dMIWB+a2T5mC7gLwWNpMjQ48w?= =?utf-8?q?YhRVmG34meXylb+9C6xJWhgldCeRHn0C9h7rtd4M13Mma/R9KCMJhlpqHkTfPaxjs?= =?utf-8?q?hgdV9pOjBVOfAnNAFwyc1XIgZq3WHVSz/BM0sI4uekc4h5Km6YXGylV8eUt15UwSz?= =?utf-8?q?4Z9FUQgSNEY5B0miUeeuA46sNpxdMD/gYXw=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?wavMaEC9faa1g7ar9RNKwiDNJdvF?= =?utf-8?q?+sCrtn2X/bGvtLUoSDTZ750uUd9cphtTN9uWxnJXuM/aVcZj0ZytD+BQn2/ZWR62F?= =?utf-8?q?Qz/kYvetHZldl75dJP+6G5LcK4ra4FJ6zhQ/YMiK+2xFB3wbx6X2n2iHbOWcGPAvj?= =?utf-8?q?BBo64jClvKeD2iUVqKOJrCSgYOhri33waOT78L6oU4l0so6p/i239zDmW+eZM79ng?= =?utf-8?q?/R3WWvbJjeQfTC8EKx5pCP7pzM74/d0boxgVOnvnV49uq7WNvNdwPM8yED31LYQwR?= =?utf-8?q?FTkl0r2onjFblpj+rSRHfCJCKNPvC5W12efJwKImMbxU3qpz+2JMVnjayNwzazk6K?= =?utf-8?q?cT4Rb2CfRTYeY0sKPr3txcpkRjXDIYVy7i3qwrSs2WSOz6feGz0h6V3vSsWxo+a6X?= =?utf-8?q?2GJaIjdUMs/yu1/DetlggAUInTMJ+nMYljmv81PVHVDTq/WvctgQbWhp6njT/ZILN?= =?utf-8?q?PS71dJdNfqIBgxU2766V+ac6m2fmZ+8mLhHDp8BaRD1dUtgoAx7DDJ+c3Dj64wbEN?= =?utf-8?q?RPcMau7/cI40HbUlCHeeHMADVOVciYDYBmbDUDHAATfKFONQj7u88ssW5EsR5E7IO?= =?utf-8?q?jljfryn+kE0gh8/FNF6t/VhnghasWM8wHMRHEBnQb+l/cPV+HhbqsCO6xKwuE5KDk?= =?utf-8?q?gZahDTlzgHmBWoY41ar7nW0Wu+yJAzxFk7slZcd9zTfkfB3WLUHxHB6BOVTsbQecB?= =?utf-8?q?A2fN3THw9HQEFu0oEBwRZiBk91vjfyQ3HsGjbW5PMTRhVQvz9UG6234NgyuGlxO6Z?= =?utf-8?q?zYo+R9NHkUCIJSqJmDsy8/4R3e7Z7/IQM5Jz+7/bsowGstJblCQf/kBqI9W6Y17k3?= =?utf-8?q?MYdJGskfkhonfZd5cJXBCuC2qImL3ufrAYYW/dozw2xcjYb3zj9t2PW8Ihj1n/UH6?= =?utf-8?q?dCm308nrxsWHwS+RS4sHDOACymMBSw9iTmFZRmmPZzWesLEzbkmdc7JjwmQVE/BVZ?= =?utf-8?q?CAPYtYd6Ec3U2OMDgzBM8GUw17tGAqldzAVrQVVybMkdsEmLm1Hgr/K9NCMJPjdgC?= =?utf-8?q?8eNAoCRN8VMVSnO/oRqL8JvP7neNkreISPSNaybYFl126yzmMIvfp+ciBOXhasULw?= =?utf-8?q?1mI8lK6znkP9k5+BFEc+ETiqKpif/eySIQomRGwO/ezciwnReKqZvZF86uRiBT43m?= =?utf-8?q?ttuvAem1EKYziZpSRBRkYTO7nwJbBKDZgvl/3sNhJgioLyq0e6YqEq/pR4XKipmUa?= =?utf-8?q?LrMsB12/qXoyCS9RSyeMg8TwTMXKP7KVR6CEhPzK2m/VFWYioBYVr+MBVDbKWrytq?= =?utf-8?q?AaJakW5jMl1I1dA4WTmW8L/ANhhb04crv6u15j/Q27MI1ttaeSHduQPAyKuwhFCua?= =?utf-8?q?MJuSZopMIKJpEAoNOxQEZG7OBSEAiMamJ49uqhZd5gIs4X6Wc3LtMM49+U13vyumM?= =?utf-8?q?tJMPnvKAt66aLbMUPFfhB6jTBgi5SuYC4Z/tQtlCjN1psTD3CRWazAswrT+M/e+t2?= =?utf-8?q?mGIm2EogvGjVUEUCPhXomrewtzDE/WbnvjnKNgd4F0W+crLqB9mx+lXQVJrI4lmh2?= =?utf-8?q?eft5FrboWlA+e8LoCWWaoAtdB9aRxYmGlg=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e1c881a3-03ec-4b27-f6e5-08dd0e0faf8f X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:44:29.0790 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: HL8JqmW8gnImqJV6ER5jRGCPmHl8M7hHhQFzHWNMm8FTgAr+n7i4GcgwMzWpXz7sa7VN/PdA1X9UG7/Usvde6yrC8a0uTYgquDB2i1KiO1U= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PR3PR04MB7339 From: Ciprian Marian Costea The RTC hardware module present on S32G based SoCs tracks clock time during system suspend and it is used as a wakeup source on S32G2/S32G3 architecture. Signed-off-by: Ciprian Marian Costea --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5fdbfea7a5b2..584cef78c984 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1209,6 +1209,7 @@ CONFIG_RTC_DRV_DA9063=m CONFIG_RTC_DRV_EFI=y CONFIG_RTC_DRV_CROS_EC=y CONFIG_RTC_DRV_FSL_FTM_ALARM=m +CONFIG_RTC_DRV_S32G=m CONFIG_RTC_DRV_S3C=y CONFIG_RTC_DRV_PL031=y CONFIG_RTC_DRV_SUN6I=y From patchwork Tue Nov 26 11:44:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13885820 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2084.outbound.protection.outlook.com [40.107.21.84]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E46931D27B2 for ; Tue, 26 Nov 2024 11:44:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.21.84 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621478; cv=fail; b=js9CbCZ6xJmdCYYhUtgZwtCYRAr8sK//ehqxNp995rJ8FW3gOu7Mt5F+qo5JgAmXgs4dJ0WXauZEv+x/fZHToZ9/CLrNrwdOB4HrvhsNqP+Vs8IlYVfAWQMmmoVdH5W2iSUSEjl3UIkmVSc39KaNsbS6bGDrwWQ7mw7czqG1iu4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732621478; c=relaxed/simple; bh=29cp7YMCqHQRGq0isxS4uMh3P4LeDbfkrIl+b4C/9ss=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=RF+c8MYXsJDagpTQ2qH1VvbspfI9FceslzYgkQMlkjsOgFTFlRIgh0eRikdDoDpS530lA+p/JSgbqVKtNYVYtB85d+ntAUK2S7FeJIOwimUYXoemuZN5JVnlnydsEy7NIn4BAneQW4X1g9BDB9q7ZIBlg2o3xI4iMnqICMumq74= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=P/FCvkBT; arc=fail smtp.client-ip=40.107.21.84 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="P/FCvkBT" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=T3+6YZ4TRMufGOsYC5bNs5G2hFif5CmDsxeG+k5r5bWNgj6CjTh8Fh56CsttAZGgyjETlzTezr5oijTkKsYR86k33x4azO0cXZVGT9PnyoJDQE4YspDfrB3S3gQFQzuYQQ18kta5Y9C/Ak2MAEzxNQCPWQkFc5VnUXCjit021QvzZfXIhnj7ChniNRQJxVX4UREMiuxZlL8gCqTLb42My+l/2Dtgszr3b87mKYuPKwzG1Cxip/AA4pHA8wtpMYrC408WKaYrC4zgeufK9Fl7D9Tue4zvBaBvjInpH9a/L6YaU0JAwhatGpSlgszbX9lzKmGbzI9eajVw80l3xcbHZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=opHtRNSGipWA4fgxc0263q7wWYLE3NQYY59Dmc8gLZCHMcXLZUyZ0Z7YBoujj+KLkoVjnCq7zjHfV/+6Z++2sKpljjwEa7CHBmozmbD3KWDQojCVqSniYyEfpyDKgY5liuESHR0wvmB30PsGKlnu2HzFHvMKXsygUgENf61E+Q3NRnfm/oAMYZHLAgTM5Ny7eq0jsfzGwFGagjZlT5r3+d32Uif3wF9jlsRQ4xECt3tXOwM1rXUb85OlHK5yJe3v+2RJccr/UNEHEv2dpI0jLjUOJ7tUWU0nLHDv2UI/89VEkw4AYlDVCgD2Dp2ywFmfW00S2roBaZOhtsnlDC4mDQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=G0derk0A4gYZSIDHSeyION8Fpy0ivcixGlsvss2G4kU=; b=P/FCvkBTGUK37gbogdHl3rU1GvxBKISNhgwpIT81NOvC4TMGJB9iwNxbYqzVmZIYdw0hxprnp8nTdKbOOpaYbMY65294nj6eBj1XlkE6XrPcLNyNGN/1eO/W3/PByd306+/Y0tapdNP+gJfV7ngMrWpZQ71fv0XgYWdBkBfumJGVHpLU5wh37yCyBuDgDAgAFzIWOtNWzN2fXkF7hfPu5M3vVGtPs+Dd64RQr+7O3Tkg/RscBNiU52W+BzIhIUA1RULZNeaKQxODR2dcazTwWQuZ23FinGlfk35NVTV4fdMKpMlo4VkStQS8zy6EKOBdk4/4g5a0QnYHZWlsXxoSwg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by PR3PR04MB7339.eurprd04.prod.outlook.com (2603:10a6:102:8b::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8182.20; Tue, 26 Nov 2024 11:44:31 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%6]) with mapi id 15.20.8182.019; Tue, 26 Nov 2024 11:44:31 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, NXP S32 Linux , Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea Subject: [PATCH v5 4/4] MAINTAINERS: add NXP S32G RTC driver Date: Tue, 26 Nov 2024 13:44:14 +0200 Message-ID: <20241126114414.419469-6-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126114414.419469-1-ciprianmarian.costea@oss.nxp.com> References: <20241126114414.419469-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: BE1P281CA0252.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10:8b::6) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|PR3PR04MB7339:EE_ X-MS-Office365-Filtering-Correlation-Id: 41e86710-012a-4dc9-326d-08dd0e0fb0c6 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?utf-8?q?CCu48qiEJKynl0VEgIqgr9OlTePIBKa?= =?utf-8?q?BGdr8czsGUJrb6WTo9MaGnDeO0tk3MZN3zf2z2rxlgnNGPD123NtcXADnYMD4on9U?= =?utf-8?q?fnIqKct4eVfTpBAwje0EXpRwE/18kTz0UowpmzpBX5Dii5ImSgzqs2O1pJt0Y8ZZX?= =?utf-8?q?6xTsUcfYG1OdYbmBYzEZ9lJ2NU3dYlOXqN+nksRFKULSz1XUFboRZp5+XsSkYfsrY?= =?utf-8?q?9cx/6deyZWGhaaxdlGx7ZXqDMXAIyhZQw52sVS65IbHJcAegoHvQa9F8k91QyIG3o?= =?utf-8?q?RbVy8JJwJjto5pWveuq7RH7rw1Do1K8m1VzA6woeKnps+4Znz+lE7BYCxja26ldVS?= =?utf-8?q?iifgiXZ9DDgPzG+R0VWH+287BOR/L5AWioQ+X21ItIkN4pkSBdhrN3/6VvpC7Ggvw?= =?utf-8?q?AmEJSPn3Ymn7BNzU9FHEwD2wsPZwzMY8xeTuZflmOI0kSa1CSggrpH29VS8PEqm3H?= =?utf-8?q?d6jAd/prF/F/Mk3s3hbX/5rh+U/aQ4y8KkUQ9boWjyoH0tZXcHBlQjTLq0AcU5p6F?= =?utf-8?q?3SXeVDykE0gIKrd8n1R7jlWZ57KGn2OI4Dc1uGTuI9LgujlYGLZ2t1SPeMXwYcrQb?= =?utf-8?q?+1L2G4Hisfnt5oI5tYvgIJyXqRAeXQqIlvi+KAU/QhfB07PlQp/wB3X3IWQu2a7Vh?= =?utf-8?q?QZc1NEDPFT5ihO7qUdQ6xjlKZMujxwUAM0fYLuV5doYkudtzX/0Ooqp8c076GzVuT?= =?utf-8?q?K3iTK72qGNLU/kmlgxfaq4E1rQ0s5i0teZVlZ5pvsll1/4iJamdH0VCKH1Pcdh9Ox?= =?utf-8?q?MNGzsBEE/6m5TXE49c1gieDOiiQjpVcFod0FAUZCN/93dnVlLbSU4BEIJcG9vtIzP?= =?utf-8?q?Cl+cCtyLCXA0P/wDUURwX4GFMZ8o8ib7GV8EAg/GvXXxF8Uf/3VNFreE3YLFudiOp?= =?utf-8?q?a9K2uiKEmGw4VsFZ7Qmii9EpIqOLJtjdtW7Wnc/MqLL4HMIIAuwEafzb6BrLiPjuW?= =?utf-8?q?gILFvaPxlfx5rhkRK1px2KeYhy2c30FbpDTRz5psvooO19JDQ+UeSfQJdE0BUwUgg?= =?utf-8?q?7FECLSCQfcid/vORqrBKU24ssqFBZbZD0slWxRDvyRcSazm5Vx7GS3xuC/W4djeli?= =?utf-8?q?COk/aAGIM4hviMK+easA+Vfgvj5zNDlXU5nhQvKP6XHg+0ShPPYg1Z/VLgLJdZ4SS?= =?utf-8?q?ErNRA92Gls/c7/L2r50GPT1s8geLD+WjMJq069zsg9Rb4mKHSZQsbnjrKBlKQ6Mtf?= =?utf-8?q?p3LdlijqniTmmqIVzwPruGOvJvjvwamEK8PT1GcM9a/aTKfQDmSU362VzFP/puPw7?= =?utf-8?q?KncP1Bq3KjaIbTIYbqoPC+FB6TDFkxIc1cw=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?qHG/YigtBXkWM2n1BZaOG9f7EOyL?= =?utf-8?q?nM4Hq2F5NFWQlCpPoA8iyToU0yOu4IOWLO4bdQWwUsjiYl4BJbP0bW9xaHskfrZ62?= =?utf-8?q?0YUKhNprPa1/Qf4eE0YBlozmk24VVoK6md3xrA4PvksEAKkwV+J3zQ1naMlxEiWg/?= =?utf-8?q?GUe8yfQbmKcSPPLRXjjaurBWL6q3sDX4i7Wr7N2hMY94j/We9qwlYKoxeg9Jg8QWZ?= =?utf-8?q?PN5U3FG8GM3/8FDNLulEl0BgHFg/jcy1Wtt5htyvNESxRCyAR0W7sv3BTZ4/Y2PyI?= =?utf-8?q?tD/74+ftg1OqEEwD7daja08fPZ1UMvIokzth0y3RVX3c7DjAb9o8J7PRYFTrvZiF+?= =?utf-8?q?RML7bDclRT8aiVJ5ssTVhNguZWjWGQNu6VC7yeShXzjQPOQrUUQmkVKFLWvwKVeJ5?= =?utf-8?q?abArNN6BLah7g/90F25d0S5P2Bmp1kPuBCZhOqMxGv0dxnLtl23tS3JdnhGsmPPEO?= =?utf-8?q?IQr97cy5hxpbyVEQPWEEKZVhiJ9V2kZr3YmHjGDVtoSckS/ea/dXdFK3HmC21+WUA?= =?utf-8?q?7MKAFdvEmFvf1Zw+jLzypEgwNCXKE8WyPYnrufic2j0FLyeB7SB5OzNYhoroghHTN?= =?utf-8?q?DbtcDxDbJGAVl5Yj3felYQHFyt0IGqbviNinfy33gmN32k1MyY6NcleSAEqDuXRHB?= =?utf-8?q?yiZn1IRmvQ3aEHTnOJRYwVDzgYxbNYDxbF5/J0q1AGWcW7hmvOPDnueageZ+KEsi0?= =?utf-8?q?jz+i8ihXFknYrG6Kqw2IVP1HkbbIpWVZeIhNDlc7zd9+NBdmuFvoQN9yxRSf0vLXu?= =?utf-8?q?ScM+ifIi7YllnSR6tWsjnEnFwMTGSS+jev/PD1F5rDrNNNpm+kzXClIpRTGwrFBlf?= =?utf-8?q?GIptUAO+zt94AJ5n8Pa9octowMZ4jsQpcmL/W7fbdTO9/FgzqAJWMsrnJv8zIynwY?= =?utf-8?q?qHWWNE0tmhDMYoyDm7xklOMw5gqKIAs3Xy7CBALoN+a1gC4Wff9t5qX05D4jkkjkc?= =?utf-8?q?YJA/bH4toXOVHlUhlRAA3qP5XITtx/T4lBkX7/CpWPdthDR6I/sx8sGvXD/Ru8jT9?= =?utf-8?q?FQOuGe7k/oQDPpMIPKwQvXLxd2STlN7s8gb0lze+05uA0noKnwTEYOsmn0yeOPylC?= =?utf-8?q?Yrv9CuOo1C8QdbyN8HvET5/tdfsUfseHYe5nznP0uxM7zVzlgg5z5KIxag5roOw3q?= =?utf-8?q?NOa45xXDVuVaZOIOKtxHaAADRP45FsD2XlMRm/ppRImIqwBfscAXREyhckNiL7N5x?= =?utf-8?q?vwnstlKwexLyIERsbZentLEo9pCqpauSDy4iBZ5yE/tE7WtaoIvXC2h6rYQLgbsMt?= =?utf-8?q?nZalu5y0F6LPL+8bTGrTpsLXSC4fqmCNU2qbWQ0oOG8c2KXJZmd5YD482TIN9s3hB?= =?utf-8?q?CekB3VYiIhx0ZQOB/WiRvCIahQqRwX3ETtxTGB5NfhorETEm2zI4pSFsPpHr1uku7?= =?utf-8?q?taoX43YKzOEdrShaxEHnWHmX4pn15IJWcLvECva/kbey6D7CWk2GaSK/A/67+3Sy7?= =?utf-8?q?4uimiFm5p0Fr2K+vwk/jp2iez4Yfp9L1MG6IC6XwX5/RC5Uq3p4mDX+PslB5I2BAN?= =?utf-8?q?hAypAI1lGLTA/4CI7c5bhZ/vaJx1cy5iJw=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 41e86710-012a-4dc9-326d-08dd0e0fb0c6 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Nov 2024 11:44:31.0465 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: CzMvoqpGHx3la0OJApeLdtLT//EHWjJvir+PpmeeDtSucLvMt7n2B3J+o7rHEciBHd6jbllsfg1+uFiQFkEMgBiHYF3Lt3Hlkx01G7+UlVw= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PR3PR04MB7339 From: Ciprian Marian Costea Add the NXP S32G RTC driver as maintained so further patches on this driver can be reviewed under this architecture. Signed-off-by: Ciprian Marian Costea --- MAINTAINERS | 2 ++ 1 file changed, 2 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 7bfef98226d9..991a9df6819d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2763,8 +2763,10 @@ R: Ghennadi Procopciuc L: NXP S32 Linux Team L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained +F: Documentation/devicetree/bindings/rtc/nxp,s32g-rtc.yaml F: arch/arm64/boot/dts/freescale/s32g*.dts* F: drivers/pinctrl/nxp/ +F: drivers/rtc/rtc-s32g.c ARM/Orion SoC/Technologic Systems TS-78xx platform support M: Alexander Clouter