From patchwork Fri Dec 13 11:31:03 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Akhil P Oommen X-Patchwork-Id: 13906904 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A882F1DFD99; Fri, 13 Dec 2024 11:31:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734089517; cv=none; b=TDJxd3btMeTSoAhN0J9uKCzL+mGJUtOcim5ExcuwRImqlv/2tn+nR3a5Q2ngJj+f6VmEdDQRZvH6KN1V0sNSZkL3/pGTY5MOinoiKEMJ0h+SKDSC5N105ZmGPpd6gPWwMucP9e4sk1wMou3sJaYCHTWN9BeMmAAlRPqMohBiIEA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734089517; c=relaxed/simple; bh=X/8yfJudKW9EbNvkGhChk+5v1WHZLCha36IwadqG9iE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=iN+ITgjXTeZf1elR1lHq5mUDLz+Y8GeSW+8CWTyAR90VNydaAwbq4cfb0TLNB4TBBqY8zrRuq6LoLtRuxjEAeWHz/NnRvvlB6+D/xs/7C8ZpeSDRwDdEkoZAWGEsWrmhYeh11rnf5TI1DXmKHlNHJ64dny7AON/3mR3OYJ6BFXQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=fdxo3MHO; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="fdxo3MHO" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BD9ZpWt006041; Fri, 13 Dec 2024 11:31:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= xlUvq4Q2T0S/YxUaxskYzJbZ1Go0REEo1iwOC/zpu3U=; b=fdxo3MHO4SstVZNV v8Vc9gbMmzCpye0w+BuGn6vpr5gNoE1rsUyUX4aJRSddahCRr5fabvgV2TNbolUR uLuAhAE4jYu0wZPjdPegdAlm+cuNuaejO+vKuIOpxZQWEICYpV1gDjEguEn+KY59 f2tuuwGx/paOnbVRa3xNnfhHzm/pg37wrBUTuq9EUWzuZf+w5VZFbY6bcNTxSgO+ bcN1PwcuKdPXfA5CDs0pGb9yzwd7d/WJD4DfuSPebwCQovgen9HpMK8yYh2v+a16 x1+XdRfHPnrh/4H/i5Eb65TEmFS1UpyAtY8+xt9YlA8msXBFaodl3s18p8O3vUSe Vq64vQ== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43g6xusyjs-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 11:31:44 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BDBVh3n010414 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 11:31:43 GMT Received: from [10.213.111.143] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 13 Dec 2024 03:31:38 -0800 From: Akhil P Oommen Date: Fri, 13 Dec 2024 17:01:03 +0530 Subject: [PATCH RESEND v2 1/4] dt-bindings: display/msm: gpu: Document A612 GPU Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241213-qcs615-gpu-dt-v2-1-47f3b312b178@quicinc.com> References: <20241213-qcs615-gpu-dt-v2-0-47f3b312b178@quicinc.com> In-Reply-To: <20241213-qcs615-gpu-dt-v2-0-47f3b312b178@quicinc.com> To: Rob Clark , Sean Paul , "Konrad Dybcio" , Abhinav Kumar , Dmitry Baryshkov , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Bjorn Andersson" CC: , , , , , Akhil P Oommen X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1734089491; l=1667; i=quic_akhilpo@quicinc.com; s=20240726; h=from:subject:message-id; bh=X/8yfJudKW9EbNvkGhChk+5v1WHZLCha36IwadqG9iE=; b=2yJnaMeZtehhdRNSExlKPTRa+CK+bCjAhYjX2+2riRq4qSi55vqaiZhNccaDqu6AIjWqNQMrJ acghSh8ODzsDLfwqTK4ZiX9sZCLxc36F38rprzpJK58/sYS4Mrp3rJp X-Developer-Key: i=quic_akhilpo@quicinc.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: 9R7D_B6tK3j9iAfrcbQy73vRGfURpHRA X-Proofpoint-GUID: 9R7D_B6tK3j9iAfrcbQy73vRGfURpHRA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 clxscore=1015 malwarescore=0 adultscore=0 mlxlogscore=999 suspectscore=0 spamscore=0 phishscore=0 lowpriorityscore=0 bulkscore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412130080 A612 GPU requires an additional smmu_vote clock. Update the bindings to reflect this. Signed-off-by: Akhil P Oommen --- .../devicetree/bindings/display/msm/gpu.yaml | 36 ++++++++++++++++++++++ 1 file changed, 36 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/gpu.yaml b/Documentation/devicetree/bindings/display/msm/gpu.yaml index 6ddc72fd85b04537ea270754a897b4e7eb269641..1276331cb262e64cc94d6a9973463b3c1ff8b7a8 100644 --- a/Documentation/devicetree/bindings/display/msm/gpu.yaml +++ b/Documentation/devicetree/bindings/display/msm/gpu.yaml @@ -217,6 +217,42 @@ allOf: required: - clocks - clock-names + + - if: + properties: + compatible: + contains: + enum: + - qcom,adreno-612.0 + then: + properties: + clocks: + minItems: 5 + maxItems: 5 + + clock-names: + items: + - const: core + description: GPU Core clock + - const: mem_iface + description: GPU Memory Interface clock + - const: alt_mem_iface + description: GPU Alternative Memory Interface clock + - const: gmu + description: CX GMU clock + - const: xo + description: GPUCC clocksource clock + + reg-names: + minItems: 1 + items: + - const: kgsl_3d0_reg_memory + - const: cx_dbgc + + required: + - clocks + - clock-names + else: if: properties: From patchwork Fri Dec 13 11:31:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Akhil P Oommen X-Patchwork-Id: 13906905 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 222441DE899; Fri, 13 Dec 2024 11:32:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734089523; cv=none; b=fiX0vAuwJumzecgAb/LQEdOs6KhVW19EMlc5HqoRB2lkWwBI8llF+lHK5Nt8FfEKEUDjYocXIueHRy+z9Twq6WmposRnBG8x40Jmhbnsk1y+ENfdivR7LR8p8ZXc3sFE7Ty3ZtdCT+GIJH17Cb1Qy4yC5+ZxBpvOhPrHmUwkJvM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734089523; c=relaxed/simple; bh=jxyy/Rd3WlE7E38pgSOci7MfZjQyN9S/OqJlxiADmU0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=LP2p4ePDP9xU7yWA2R2bBPDXHXOvWr1afsvGXvK4FfWM4rJkAC4d+ZcgMfNaYGfgV281h5i6XCz13Qcnt1uYXrlG1YHFrhz7GqchmCw9TmPw8/15acm0UvZwmGZH0WNQ0Y2n9UJp2BXF1hrL2+TA1WE28rl7iaoDTI8x0WK0e/s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=cj96nRLp; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="cj96nRLp" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BD9ZpWv006041; Fri, 13 Dec 2024 11:31:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= D9HFDEetOdgVS0AXXAZoXM/C4HH6dx4R7eVsi9pnoU8=; b=cj96nRLpCt3F+ODb uqM7oX0zBV/hB7jUTyd0Nyf8HZt6TufVOeNlA8WABHxSMoDEEwjB8qxsbS5tZNnm 7zGI608zwOC075GmtxU+qcVXV6D7Vnlj1XpDvF7RZkicAWpQQcMNVvJ4WjCYLtvh w2qwwaPGzkit/r8RvMRnDgmKS6veSFzmogw/NhbRhn6/XOnYS1fQgFdb7L+iY1wK n8jc2bcZJnkdb/uRUGfF1SqPVCP2pZoQ+kawRx6Qq+G1l0z7pN6YEPjg740s2s01 FIAqboV0McVzPQPj1ncU7TKklvP2n6zorRDzB6FKyDhfQ7ySLNfFg/uouGtkdQ6T 75ogEg== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43g6xusyk2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 11:31:50 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BDBVnEa010445 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 11:31:49 GMT Received: from [10.213.111.143] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 13 Dec 2024 03:31:44 -0800 From: Akhil P Oommen Date: Fri, 13 Dec 2024 17:01:04 +0530 Subject: [PATCH RESEND v2 2/4] dt-bindings: display/msm/gmu: Document RGMU Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241213-qcs615-gpu-dt-v2-2-47f3b312b178@quicinc.com> References: <20241213-qcs615-gpu-dt-v2-0-47f3b312b178@quicinc.com> In-Reply-To: <20241213-qcs615-gpu-dt-v2-0-47f3b312b178@quicinc.com> To: Rob Clark , Sean Paul , "Konrad Dybcio" , Abhinav Kumar , Dmitry Baryshkov , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Bjorn Andersson" CC: , , , , , Akhil P Oommen X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1734089491; l=1603; i=quic_akhilpo@quicinc.com; s=20240726; h=from:subject:message-id; bh=jxyy/Rd3WlE7E38pgSOci7MfZjQyN9S/OqJlxiADmU0=; b=c3U2eg7fW2ddLFBTcjQSpyXnIzdXA6VEanXkZN0rJ0kLqhN/IHEhXKe5upsRRTM4tRn1bpMib Xv6oTv6LiEbAL4jKHXTVGYVKpn65NMQpAls6JSMSRrhwZiM48mcBrto X-Developer-Key: i=quic_akhilpo@quicinc.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: BXb9JE0o4u137t9kPEV44sX8BrtLkZTE X-Proofpoint-GUID: BXb9JE0o4u137t9kPEV44sX8BrtLkZTE X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 clxscore=1015 malwarescore=0 adultscore=0 mlxlogscore=999 suspectscore=0 spamscore=0 phishscore=0 lowpriorityscore=0 bulkscore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412130080 RGMU a.k.a Reduced Graphics Management Unit is a small state machine with the sole purpose of providing IFPC support. Compared to GMU, it doesn't manage GPU clock, voltage scaling, bw voting or any other functionalities. All it does is detect an idle GPU and toggle the GDSC switch. So it doesn't require iommu & opp table. Signed-off-by: Akhil P Oommen --- Documentation/devicetree/bindings/display/msm/gmu.yaml | 7 +++++-- 1 file changed, 5 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/gmu.yaml b/Documentation/devicetree/bindings/display/msm/gmu.yaml index b1bd372996d57138a0e80f8d93df09943775fdfa..6889dda7d4be71535dff1a62ca30f980bfc6128d 100644 --- a/Documentation/devicetree/bindings/display/msm/gmu.yaml +++ b/Documentation/devicetree/bindings/display/msm/gmu.yaml @@ -27,6 +27,7 @@ properties: - pattern: '^qcom,adreno-gmu-x[1-9][0-9][0-9]\.[0-9]$' - const: qcom,adreno-gmu - const: qcom,adreno-gmu-wrapper + - const: qcom,adreno-rgmu reg: minItems: 1 @@ -267,12 +268,14 @@ allOf: properties: compatible: contains: - const: qcom,adreno-gmu-wrapper + enum: + - qcom,adreno-gmu-wrapper + - qcom,adreno-rgmu then: properties: reg: items: - - description: GMU wrapper register space + - description: RGMU/GMU wrapper register space reg-names: items: - const: gmu From patchwork Fri Dec 13 11:31:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Akhil P Oommen X-Patchwork-Id: 13906906 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A49111E048D; Fri, 13 Dec 2024 11:32:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734089529; cv=none; b=PypoMWHyn931SY2bRkKpHmb/8Pvtje4HhkMCGQQP0fD40vNw4ukoQrZAryAKryRiPtXoHep4gvMBBNaay4IA2QGiZ8ZAJMSFOUYzcbGojgpNkcXOyAbYZXTC4iUXwHzdLxWgNecRa13dJ4y2gwFrXscR64JKPctntLZ+YjmZQQ8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734089529; c=relaxed/simple; bh=AIKYph/KedbooUTcPojemSEg15B6ckCqfEDsMXI6SbM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=cf1bkv3K9biBcIYRzIBTcybrdfar/z4DOkcNneUKTH86yigb0CKFNaK99hk0itMxNrVTcBDbEZe5IGrvFEiD0KjZyCzzUhpYMRcbqfvwURyTphZFFI0GKkef/lGGG8VGsqNfYds2DGGkYE1Cr+NphVARzC4NxicqbfhJ6EEGEok= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=HTloKsgL; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="HTloKsgL" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BD81Z61022112; Fri, 13 Dec 2024 11:31:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HhanuijsrR0cNvxGNeYOpoiY+1W5SZEh1aydhJRhLeo=; b=HTloKsgLOKhZvL7Q U3sLMfQokYUEztW+FMtPkQIwJs02b8ABlnuqiQYaz7sUnayY6Xika3nvtHaoNxUT pxZ0xXkyYo+brCzNq+2Hu/0BL4CpSMncT+j6z25AZlqRzh/xxcT9XNZ3drxQGfXC XyYevbYIh/lwmKhCPBTC8H/HOPni71Vt43lpJqo989nwJGBZL69sTgekMfnr+YZ6 FSOc4qLfCuxo7hoC3UAUq5JJ9j0qfKmpCJC8e7A28XznWgB6orXMVWUFXDHZF2Uj KMDAI5igi2g/u3BlHlUc4tZZlDHAlkRpRmhLFII8K6O9PDU2RoPHwaNINIG8usLW tPfh5Q== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43gh270m67-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 11:31:57 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BDBVuv1016458 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 11:31:56 GMT Received: from [10.213.111.143] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 13 Dec 2024 03:31:50 -0800 From: Akhil P Oommen Date: Fri, 13 Dec 2024 17:01:05 +0530 Subject: [PATCH RESEND v2 3/4] arm64: dts: qcom: qcs615: Add gpu and gmu nodes Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241213-qcs615-gpu-dt-v2-3-47f3b312b178@quicinc.com> References: <20241213-qcs615-gpu-dt-v2-0-47f3b312b178@quicinc.com> In-Reply-To: <20241213-qcs615-gpu-dt-v2-0-47f3b312b178@quicinc.com> To: Rob Clark , Sean Paul , "Konrad Dybcio" , Abhinav Kumar , Dmitry Baryshkov , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Bjorn Andersson" CC: , , , , , Akhil P Oommen , Jie Zhang X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1734089491; l=3241; i=quic_akhilpo@quicinc.com; s=20240726; h=from:subject:message-id; bh=O2Dk4oHcdtgjOO8z1cR2YsyliGAV+Uzl+oZ5Juh26PM=; b=qDssWkpK0LsHrx7VdK+44WbhT2ep5gTsiR9diCCq/bHhS8EUHaMJdBmTCY5uGGLfvXLEcJ+Oz spxV9AZ4DEdC0mQZ0oTjPSmae1q9qaBSgrtklMdQ28QUiWz/TgK+UyC X-Developer-Key: i=quic_akhilpo@quicinc.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: pyndX5xpGM1-QCc7JT6XyeDVLW1df2ZW X-Proofpoint-GUID: pyndX5xpGM1-QCc7JT6XyeDVLW1df2ZW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 malwarescore=0 priorityscore=1501 spamscore=0 mlxlogscore=716 impostorscore=0 suspectscore=0 phishscore=0 lowpriorityscore=0 bulkscore=0 adultscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412130080 From: Jie Zhang Add gpu and gmu nodes for qcs615 chipset. Signed-off-by: Jie Zhang Signed-off-by: Akhil P Oommen Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/qcs615.dtsi | 88 ++++++++++++++++++++++++++++++++++++ 1 file changed, 88 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs615.dtsi b/arch/arm64/boot/dts/qcom/qcs615.dtsi index 8df26efde3fd6c0f85b9bcddb461fae33687dc75..dee5d3be4aa34dd64864b6fe32ad589abac99bb7 100644 --- a/arch/arm64/boot/dts/qcom/qcs615.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs615.dtsi @@ -387,6 +387,11 @@ smem_region: smem@86000000 { no-map; hwlocks = <&tcsr_mutex 3>; }; + + pil_gpu_mem: pil-gpu@97715000 { + reg = <0x0 0x97715000 0x0 0x2000>; + no-map; + }; }; soc: soc@0 { @@ -508,6 +513,89 @@ qup_uart0_rx: qup-uart0-rx-state { }; }; + gpu: gpu@5000000 { + compatible = "qcom,adreno-612.0", "qcom,adreno"; + reg = <0x0 0x05000000 0x0 0x90000>; + reg-names = "kgsl_3d0_reg_memory"; + + clocks = <&gpucc GPU_CC_GX_GFX3D_CLK>, + <&gcc GCC_DDRSS_GPU_AXI_CLK>, + <&gcc GCC_GPU_MEMNOC_GFX_CLK>, + <&gpucc GPU_CC_CX_GMU_CLK>, + <&gpucc GPU_CC_CXO_CLK>; + clock-names = "core", + "mem_iface", + "alt_mem_iface", + "gmu", + "xo"; + + interrupts = ; + + interconnects = <&gem_noc MASTER_GFX3D QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "gfx-mem"; + + iommus = <&adreno_smmu 0x0 0x401>; + operating-points-v2 = <&gpu_opp_table>; + power-domains = <&rpmhpd RPMHPD_CX>; + qcom,gmu = <&rgmu>; + + #cooling-cells = <2>; + + status = "disabled"; + + gpu_zap_shader: zap-shader { + memory-region = <&pil_gpu_mem>; + }; + + gpu_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-435000000 { + opp-hz = /bits/ 64 <435000000>; + required-opps = <&rpmhpd_opp_svs>; + opp-peak-kBps = <3000000>; + }; + + opp-500000000 { + opp-hz = /bits/ 64 <500000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + opp-peak-kBps = <3975000>; + }; + + opp-650000000 { + opp-hz = /bits/ 64 <650000000>; + required-opps = <&rpmhpd_opp_nom>; + opp-peak-kBps = <5287500>; + }; + + opp-745000000 { + opp-hz = /bits/ 64 <745000000>; + required-opps = <&rpmhpd_opp_nom_l1>; + opp-peak-kBps = <6075000>; + }; + + opp-845000000 { + opp-hz = /bits/ 64 <845000000>; + required-opps = <&rpmhpd_opp_turbo>; + opp-peak-kBps = <7050000>; + }; + }; + }; + + rgmu: rgmu@506a000 { + compatible = "qcom,adreno-rgmu"; + reg = <0x0 0x0506a000 0x0 0x34000>; + reg-names = "gmu"; + power-domains = <&gpucc CX_GDSC>, + <&gpucc GX_GDSC>; + power-domain-names = "cx", "gx"; + + interrupts = , + ; + interrupt-names = "hfi", "gmu"; + }; + gpucc: clock-controller@5090000 { compatible = "qcom,qcs615-gpucc"; reg = <0 0x5090000 0 0x9000>; From patchwork Fri Dec 13 11:31:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Akhil P Oommen X-Patchwork-Id: 13906907 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 177BE1DF73E; Fri, 13 Dec 2024 11:32:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734089535; cv=none; b=Ptusi35p0eoSgZhVT/C0CX3v9TNaoXk3PL/I7MHoLvf6RRxrlTMdpQJSsCtPmVXt3Fdn2vb914lAZfqYgx1LOcrpBcATOf5MlhzMpO6G9FpcAw0pawSfYLJjwi8ADQSD3JcDSjZvuGLIfpfDhVZFZq9dYMN4+m2V3nTSAcG3Trw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1734089535; c=relaxed/simple; bh=yeaxZrYdaOTOpNHVq8bjujPs9vAsZy7cwCYfZhxNsJ4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=c9Ba107JujkwkKieSq8YRlVteJd/PyUZ4fyV/riKW0Ix9JeNmk5nyUpXFor2rM08i44O/ZCHMSRr58Qyvj7vcgJ2Q3JpJOi2jDzeDsqIHoaWqzw6YlsuOjkGWJuTDWiHjDYuluDhJBP7WBcKpFxdOoIjymMChKMZnu3yWKna1W4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=TRnRSefN; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="TRnRSefN" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BD3AUgi000455; Fri, 13 Dec 2024 11:32:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= bqy3hs8iwJjeDnuwjJPIJEFH6pYhkcIx8l5rF9hIiQk=; b=TRnRSefNvWAcT7z/ 8hzQ4ROC+fuhFhbQ14VQwA9dpfc/qgdIXZNOXUlL5cGSj5dFfCZ6M/+nwgd093+H zOVrksIULOAVZRfFLA1oWANz7qNboEGvuS4gr1i+sSXM7vZ9kms2uaST3qaY539f v/O1dqe3f+QRHCN2yWkV5PL7D8GIs/cSwkIQ7Wj9MEQLoseCBdaaXuOI+yAf2a9N ruqPDSHc1kjqmIPdzg3GyBJd8dEhMu+4Wva7KVodPmtvWLiKwG4alBnf61gYi+jx RjgjcZvgVE6Y10EgHKRGM0y7cUYbUSAOhyg3yg3/nKsuR8Rn30IOVGB4iTkP9WMP MJwTEg== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43fqes4np0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 11:32:03 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BDBW2VI021690 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 13 Dec 2024 11:32:02 GMT Received: from [10.213.111.143] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 13 Dec 2024 03:31:56 -0800 From: Akhil P Oommen Date: Fri, 13 Dec 2024 17:01:06 +0530 Subject: [PATCH RESEND v2 4/4] arm64: dts: qcom: qcs615-ride: Enable Adreno 612 GPU Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241213-qcs615-gpu-dt-v2-4-47f3b312b178@quicinc.com> References: <20241213-qcs615-gpu-dt-v2-0-47f3b312b178@quicinc.com> In-Reply-To: <20241213-qcs615-gpu-dt-v2-0-47f3b312b178@quicinc.com> To: Rob Clark , Sean Paul , "Konrad Dybcio" , Abhinav Kumar , Dmitry Baryshkov , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Bjorn Andersson" CC: , , , , , Akhil P Oommen , Jie Zhang X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1734089491; l=794; i=quic_akhilpo@quicinc.com; s=20240726; h=from:subject:message-id; bh=WVPlTu1mXemQex8P1nO+oMx853feO0ljqEJzQorcVnk=; b=s3fLPm6nuHG/eaiNm6GaT8MzTMvyCBOtkUb2sCeYcOduuc8juGrcowkMLsBPI6TNZRD2ApQ4Y npPVCSVjSb2Dngq6DSRvJKpIa27q/6Hq3qXvUH8YHriUgaOrsZz/T/1 X-Developer-Key: i=quic_akhilpo@quicinc.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: cOfpmwXPLCKaD6x_SaQvcqUWJYgm-dl8 X-Proofpoint-ORIG-GUID: cOfpmwXPLCKaD6x_SaQvcqUWJYgm-dl8 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 lowpriorityscore=0 impostorscore=0 clxscore=1015 malwarescore=0 mlxlogscore=971 priorityscore=1501 bulkscore=0 phishscore=0 mlxscore=0 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412130080 From: Jie Zhang Enable GPU for qcs615-ride platform and provide path for zap shader. Signed-off-by: Jie Zhang Signed-off-by: Akhil P Oommen --- arch/arm64/boot/dts/qcom/qcs615-ride.dts | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs615-ride.dts b/arch/arm64/boot/dts/qcom/qcs615-ride.dts index ee6cab3924a6d71f29934a8debba3a832882abdd..860a0db1908cfe32a250b14aac14065923c5a575 100644 --- a/arch/arm64/boot/dts/qcom/qcs615-ride.dts +++ b/arch/arm64/boot/dts/qcom/qcs615-ride.dts @@ -202,6 +202,14 @@ &gcc { <&sleep_clk>; }; +&gpu { + status = "okay"; +}; + +&gpu_zap_shader { + firmware-name = "qcom/qcs615/a612_zap.mbn"; +}; + &qupv3_id_0 { status = "okay"; };