From patchwork Sun Dec 22 17:52:01 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nick Chan X-Patchwork-Id: 13918245 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0349EE77188 for ; Sun, 22 Dec 2024 17:59:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=k7D2M/MnbL5flgWw2rKwlq0CEQX5AIdMs90nrhL6FHw=; b=z9SF730I5ji7Wz7DcE9JdTz00u pD7s94rUUAsxzyzWaEHwJPw8u3Bh087CNMrBDszJghEs53Y21tAhcvOC425+VwjjlvEvPWG4GAobQ /LGHCmssv06Zitj7GW/9msXIZxnfdNtEvPu6ze1Po2AuqdZI+JknGBLTRFv1lFmq0V3Ifmoqz4LXk QslKzUUD7eTW9V3Jodh6fYYK/EJacH2Hmz853VOjr5RszQtarXFz+A9pW1TynMIx0srPBFLHtAZbS cF1QTxrDf72TP4ZamTpFYhqMF4FC3HzWwAyCrdtow+q0X83DXo6vLgDMKQX5mJ/dOXBBcWmgSmSnJ wQrVpl1Q==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tPQE5-00000008eYm-2wtR; Sun, 22 Dec 2024 17:58:49 +0000 Received: from mail-pj1-x1029.google.com ([2607:f8b0:4864:20::1029]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tPQ8w-00000008dk8-33PX for linux-arm-kernel@lists.infradead.org; Sun, 22 Dec 2024 17:53:31 +0000 Received: by mail-pj1-x1029.google.com with SMTP id 98e67ed59e1d1-2f441791e40so2765846a91.3 for ; Sun, 22 Dec 2024 09:53:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734890010; x=1735494810; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=k7D2M/MnbL5flgWw2rKwlq0CEQX5AIdMs90nrhL6FHw=; b=l4l8mMMeNVpr4D8ClteIKkMHDck9rpeD72GpO9BGz/9lESM7szzs/aI7uywSq7Nina W/Mf1xGmdEIBfjudqZQRh5Max/+Hdblbrx93O4bkwc7VbzD1oAm5K6k5MJFZG0ybRz1j aWDKAWebf1b3dulzFezWn+9pC+KIDD8mrWpx8ywBZLCUa12+E3ZDY0NwvRB05XCJBn+O zsCs97zIJzdEoY3qneNwCpi+gm5J8/TBnSg6l9nKEP3SgwI/a7uQjoynoFiGIrsmWiad rjIxrTIBh0Y5MQEz+90BlQsOOXi4DVkpbtKHzYhdNNjyk2oCF5SUJe2I28ret9qlVS8F SSIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734890010; x=1735494810; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=k7D2M/MnbL5flgWw2rKwlq0CEQX5AIdMs90nrhL6FHw=; b=na0Ocg8/h5z4ryaMqWtWjzsdbgznfbcGZfEuz3EclWvu2KDRyH1DeM1b91UYk4XWPw 8liq30igm2AU74Wo/XbPgvRNYkKqydI2vdPExFg9hGIP2dWWCbwxDQlauUEn04ooD565 WF/5Okj03MgkxcKBZcIfiUPKMQpCQtESWiUFDbOW4odN9gTm0puEdclQCudKgEd8jEP4 xgZgbqS3nFcmQzyr0vVKWeItHwM5AAy5n6AV6fKNoanAuEyEfSCjTpzjG6Lt1K6hd3vx MMbJRtBKW5YDeUo+pmGyTl/0KEI11oRfLAdXs9RKMMH6TFrj3rfwVFjsDBCxQty628by L+tQ== X-Forwarded-Encrypted: i=1; AJvYcCU/H6BeH+w7NtSKle2B6oIay7Q7D/JlWDke+x0+aFODIeMxMIUlBb7IyBlLUE2AMIr/ZxSB7DkDRF497ajxLtaR@lists.infradead.org X-Gm-Message-State: AOJu0YysFMuteZSUieSwgM947J+xpHae35r7VE2b7qCVadzjtdZEgEZ3 okzyZgznC0/JCTTx9DZzuP95z5ObuekN6zWWVH/y1XwdONs23L49 X-Gm-Gg: ASbGncuOu6EKU7ExIShR3HPhHTyQrsEleIksm10zd8qqrnlpeNLKA2n2lZkbA9DYNIG K/WA24mRtcf+UrrOYQue1LEAEE4Z/yKmaikCJCus6Ds9dg8gFE97NBXmIxt1Y23QWm+xvnvmZm8 8hIdEw36Ztf/jfXhKkIRUPYtbqUskra4Fov7PmaB7p6AlIOCpqlnrDZO4Xwo7bYLN8eoQoMCySK vF01qXe26P8bZjZV6GISFmino0usiCBZmy6/LXuGzOqszi61uhpI8zv8w== X-Google-Smtp-Source: AGHT+IGNjqPGyp34z6F4Pa36n3bRrRA3pu+NGo6p5zJv9wwviF9JJ8DZZK9qBdjxFH57nOXjguVXYQ== X-Received: by 2002:a17:90b:528a:b0:2ee:8619:210b with SMTP id 98e67ed59e1d1-2f452ec3589mr15457101a91.29.1734890010048; Sun, 22 Dec 2024 09:53:30 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-219dca04c33sm59503685ad.247.2024.12.22.09.53.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:53:29 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH 1/9] arm64: dts: apple: s5l8960x: Add cpufreq nodes Date: Mon, 23 Dec 2024 01:52:01 +0800 Message-ID: <20241222175314.151437-2-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241222175314.151437-1-towinchenmi@gmail.com> References: <20241222175314.151437-1-towinchenmi@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241222_095330_774257_55C19094 X-CRM114-Status: GOOD ( 15.39 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add cpufreq nodes for Apple A7 SoC. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/s5l8960x-5s.dtsi | 1 + arch/arm64/boot/dts/apple/s5l8960x-air1.dtsi | 1 + arch/arm64/boot/dts/apple/s5l8960x-mini2.dtsi | 1 + arch/arm64/boot/dts/apple/s5l8960x-opp.dtsi | 45 +++++++++++++++++++ arch/arm64/boot/dts/apple/s5l8960x.dtsi | 10 +++++ arch/arm64/boot/dts/apple/s5l8965x-opp.dtsi | 45 +++++++++++++++++++ 6 files changed, 103 insertions(+) create mode 100644 arch/arm64/boot/dts/apple/s5l8960x-opp.dtsi create mode 100644 arch/arm64/boot/dts/apple/s5l8965x-opp.dtsi diff --git a/arch/arm64/boot/dts/apple/s5l8960x-5s.dtsi b/arch/arm64/boot/dts/apple/s5l8960x-5s.dtsi index 0b16adf07f79..83c0a4deb5ba 100644 --- a/arch/arm64/boot/dts/apple/s5l8960x-5s.dtsi +++ b/arch/arm64/boot/dts/apple/s5l8960x-5s.dtsi @@ -8,6 +8,7 @@ #include "s5l8960x.dtsi" #include "s5l8960x-common.dtsi" +#include "s5l8960x-opp.dtsi" #include / { diff --git a/arch/arm64/boot/dts/apple/s5l8960x-air1.dtsi b/arch/arm64/boot/dts/apple/s5l8960x-air1.dtsi index 741c5a9f21dd..d88894e0fce7 100644 --- a/arch/arm64/boot/dts/apple/s5l8960x-air1.dtsi +++ b/arch/arm64/boot/dts/apple/s5l8960x-air1.dtsi @@ -8,6 +8,7 @@ #include "s5l8960x.dtsi" #include "s5l8960x-common.dtsi" +#include "s5l8965x-opp.dtsi" #include / { diff --git a/arch/arm64/boot/dts/apple/s5l8960x-mini2.dtsi b/arch/arm64/boot/dts/apple/s5l8960x-mini2.dtsi index b27ef5680626..261b5008a6b4 100644 --- a/arch/arm64/boot/dts/apple/s5l8960x-mini2.dtsi +++ b/arch/arm64/boot/dts/apple/s5l8960x-mini2.dtsi @@ -8,6 +8,7 @@ #include "s5l8960x.dtsi" #include "s5l8960x-common.dtsi" +#include "s5l8960x-opp.dtsi" #include / { diff --git a/arch/arm64/boot/dts/apple/s5l8960x-opp.dtsi b/arch/arm64/boot/dts/apple/s5l8960x-opp.dtsi new file mode 100644 index 000000000000..e4d568c4a119 --- /dev/null +++ b/arch/arm64/boot/dts/apple/s5l8960x-opp.dtsi @@ -0,0 +1,45 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Operating points for Apple S5L8960X "A7" SoC, Up to 1296 MHz + * + * target-type: N51, N53, J85, J86. J87, J85m, J86m, J87m + * + * Copyright (c) 2024, Nick Chan + */ + +/ { + cyclone_opp: opp-table { + compatible = "operating-points-v2"; + + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-level = <1>; + clock-latency-ns = <15500>; + }; + opp02 { + opp-hz = /bits/ 64 <396000000>; + opp-level = <2>; + clock-latency-ns = <43000>; + }; + opp03 { + opp-hz = /bits/ 64 <600000000>; + opp-level = <3>; + clock-latency-ns = <26000>; + }; + opp04 { + opp-hz = /bits/ 64 <840000000>; + opp-level = <4>; + clock-latency-ns = <30000>; + }; + opp05 { + opp-hz = /bits/ 64 <1128000000>; + opp-level = <5>; + clock-latency-ns = <39500>; + }; + opp06 { + opp-hz = /bits/ 64 <1296000000>; + opp-level = <6>; + clock-latency-ns = <45500>; + }; + }; +}; diff --git a/arch/arm64/boot/dts/apple/s5l8960x.dtsi b/arch/arm64/boot/dts/apple/s5l8960x.dtsi index 0218ecac1d83..449c69d0d92f 100644 --- a/arch/arm64/boot/dts/apple/s5l8960x.dtsi +++ b/arch/arm64/boot/dts/apple/s5l8960x.dtsi @@ -33,6 +33,8 @@ cpu0: cpu@0 { compatible = "apple,cyclone"; reg = <0x0 0x0>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&cyclone_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -41,6 +43,8 @@ cpu1: cpu@1 { compatible = "apple,cyclone"; reg = <0x0 0x1>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&cyclone_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -53,6 +57,12 @@ soc { nonposted-mmio; ranges; + cpufreq: performance-controller@202220000 { + compatible = "apple,s5l8960x-cluster-cpufreq"; + reg = <0x2 0x02220000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@20a0a0000 { compatible = "apple,s5l-uart"; reg = <0x2 0x0a0a0000 0x0 0x4000>; diff --git a/arch/arm64/boot/dts/apple/s5l8965x-opp.dtsi b/arch/arm64/boot/dts/apple/s5l8965x-opp.dtsi new file mode 100644 index 000000000000..d34dae74a90c --- /dev/null +++ b/arch/arm64/boot/dts/apple/s5l8965x-opp.dtsi @@ -0,0 +1,45 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Operating points for Apple S5L8965X "A7" Rev A SoC, Up to 1392 MHz + * + * target-type: J71, J72, J73 + * + * Copyright (c) 2024, Nick Chan + */ + +/ { + cyclone_opp: opp-table { + compatible = "operating-points-v2"; + + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-level = <1>; + clock-latency-ns = <10000>; + }; + opp02 { + opp-hz = /bits/ 64 <600000000>; + opp-level = <2>; + clock-latency-ns = <49000>; + }; + opp03 { + opp-hz = /bits/ 64 <840000000>; + opp-level = <3>; + clock-latency-ns = <30000>; + }; + opp04 { + opp-hz = /bits/ 64 <1128000000>; + opp-level = <4>; + clock-latency-ns = <39500>; + }; + opp05 { + opp-hz = /bits/ 64 <1296000000>; + opp-level = <5>; + clock-latency-ns = <45500>; + }; + opp06 { + opp-hz = /bits/ 64 <1392000000>; + opp-level = <6>; + clock-latency-ns = <46500>; + }; + }; +}; From patchwork Sun Dec 22 17:52:02 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nick Chan X-Patchwork-Id: 13918242 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 116CBE77188 for ; Sun, 22 Dec 2024 17:55:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=rtAevhAcl5mLOcbysjZVxoXh3giA/+VpnoU+zggYcjc=; b=1KE5+e4GHSuhBKwHumakUyRCFw ZvLEOoDD3KftPjTWkHk8WLJHck2RDQDidbLIC09wPs7s55w5az2XzY5KgLMsmyHCWnbIatuTw84XU 2upePXMUGe3HB2qj9OBRwZTouT+4e6vWifvRFRY6TKp/wW0Ym3NopyiENkVWqnmTIxzqFRkvwgMi/ s9MjJ+y23xzJbmf+BDoaLV4JX09edGHdGXks4OGem2Nv+5iAEQU8t0YMB0WYppc757TLLVK0tAbwH LzAzHJHh9b4MyEHAecHdFfBKI1kbVIf5ceJ/QXnR2n4izelbkO9IogvCx67Hl84mERFI8xHcNw2i+ 2usSu6Bg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tPQAf-00000008e7W-1s1Z; Sun, 22 Dec 2024 17:55:17 +0000 Received: from mail-pj1-x1034.google.com ([2607:f8b0:4864:20::1034]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tPQ8z-00000008dkx-2CBI for linux-arm-kernel@lists.infradead.org; Sun, 22 Dec 2024 17:53:34 +0000 Received: by mail-pj1-x1034.google.com with SMTP id 98e67ed59e1d1-2ef6c56032eso2280687a91.2 for ; Sun, 22 Dec 2024 09:53:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734890012; x=1735494812; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rtAevhAcl5mLOcbysjZVxoXh3giA/+VpnoU+zggYcjc=; b=VPnLTfqmrUf7L9tL2e+sXjE3wD5cL2SW4mUarGtRCm82l5DHJSLVlLht5rhFvtberi kHMki/gX1HY28NaP2yIr+bsUC6zbE/zNkh5PDY+NTX3VwbRG3ossZ0MCEHeH4mb7/qoJ wyrkqFRJuWdoR7zCmduNn5xkOSOqc/vMK18WKcabp8WNBtiffxePXqip2LiNqFKKRGag 7TDCqXj7HPWHDK2dqOHVR/KynixpuobNopVCxrDT23STxHesbEiiS81Wr6T16elq7yTQ i6rmx4zKfmBWl2tEaqZ/IIR7Jao6bVGOcZU2GD2Bpt7zGuhbSkW+jFD/+O3fzsOrOXt5 fp4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734890012; x=1735494812; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rtAevhAcl5mLOcbysjZVxoXh3giA/+VpnoU+zggYcjc=; b=E7qKJsaRaTFf7p0gR8HIgECm5skoDdTfzTPpfwmvMbO/wZ6zQvaKuJXsbh05vOfTyU WcTkJQvmcheeYlnIoVaXC0HLtJqb2m/6Q8sET7HX4l/hHZ/4XKvl1BQIdJvDNjtauzEj /enLvl0nuUslfcL+HZNJMdopACt4vtcQmpJ18phJss8BySO+NmhgSY+muXuTh0UQfw2q /v6LwpU2ULWuKRKv3CiTWELQyfimyq6i6W+ykpVXtov2S4iQM5CMgdBxYLFkPgAcjFQ1 5fgb9egJMfXUPzMhl1KpsbJhPWgNcAOUtMXjJ2HuWrN6M661YgH8bE25243QtxcFFWp3 JZ9w== X-Forwarded-Encrypted: i=1; AJvYcCWGlrinSe6UaurdKWZ4X7UG0Hqnkiw7eswDBIM91TxioVIgK5e6fnwJJwXcfjhYyYmJgJhOnFkzrixTLpqPBAka@lists.infradead.org X-Gm-Message-State: AOJu0Yxv0G9EMUp2fTFeKZAqRZ+a+i4DOCFI9W7G5m4v6RgcBxp7NDhW sih0bd94k1Fdf0bs8lCW6Bdloq6mIAnXW7zgeoJauf8X7nh2uIP2PkcFJgwT X-Gm-Gg: ASbGncug1jhdD2su10HuvP0fTTGFGce3omupA9oIIp98qmu/yjRnim18c+0pkCIM68i j8iEhNDkXxvvwFN/bF5QxvDs6ku78dw7JhJUg7O49eMqKjES+/EddNTpgAWMAqALUFJdfUrpgWe 2E5/eNGRelxZy8JrtS2Z5OAhmDFksAlr8PJN0CWoakqCxbxnqp/zui0MkvWcgjSBE6TTq7CnznV BjjuCYD9JbeTSve98102pgY1Uaca54oRJhvYA8XEgbU02/Mh+4RL25PZw== X-Google-Smtp-Source: AGHT+IF2KoPvt/ETH1hPxEDJoTm61CI8csX/SPatjjjJtYa8dbIbPi5ngLMR/RAK693YnfRC+n3frg== X-Received: by 2002:a17:90b:548e:b0:2ee:741c:e9f4 with SMTP id 98e67ed59e1d1-2f452e220c3mr14926747a91.11.1734890012557; Sun, 22 Dec 2024 09:53:32 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-219dca04c33sm59503685ad.247.2024.12.22.09.53.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:53:32 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH 2/9] arm64: dts: apple: t7000: Add cpufreq nodes Date: Mon, 23 Dec 2024 01:52:02 +0800 Message-ID: <20241222175314.151437-3-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241222175314.151437-1-towinchenmi@gmail.com> References: <20241222175314.151437-1-towinchenmi@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241222_095333_565343_2C31F765 X-CRM114-Status: GOOD ( 11.78 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add cpufreq nodes for Apple A8 SoC. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t7000-6.dtsi | 4 ++ arch/arm64/boot/dts/apple/t7000-j42d.dts | 4 ++ arch/arm64/boot/dts/apple/t7000-mini4.dtsi | 4 ++ arch/arm64/boot/dts/apple/t7000.dtsi | 46 ++++++++++++++++++++++ 4 files changed, 58 insertions(+) diff --git a/arch/arm64/boot/dts/apple/t7000-6.dtsi b/arch/arm64/boot/dts/apple/t7000-6.dtsi index f60ea4a4a387..0d08e2589449 100644 --- a/arch/arm64/boot/dts/apple/t7000-6.dtsi +++ b/arch/arm64/boot/dts/apple/t7000-6.dtsi @@ -48,3 +48,7 @@ switch-mute { }; }; }; + +&typhoon_opp06 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/apple/t7000-j42d.dts b/arch/arm64/boot/dts/apple/t7000-j42d.dts index 2231db6a739d..24fe5a99f3ab 100644 --- a/arch/arm64/boot/dts/apple/t7000-j42d.dts +++ b/arch/arm64/boot/dts/apple/t7000-j42d.dts @@ -29,3 +29,7 @@ framebuffer0: framebuffer@0 { &serial6 { status = "okay"; }; + +&typhoon_opp06 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/apple/t7000-mini4.dtsi b/arch/arm64/boot/dts/apple/t7000-mini4.dtsi index c64ddc402fda..773c69449902 100644 --- a/arch/arm64/boot/dts/apple/t7000-mini4.dtsi +++ b/arch/arm64/boot/dts/apple/t7000-mini4.dtsi @@ -49,3 +49,7 @@ switch-mute { }; }; }; + +&typhoon_opp06 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/apple/t7000.dtsi b/arch/arm64/boot/dts/apple/t7000.dtsi index a7cc29e84c84..4105cf70391b 100644 --- a/arch/arm64/boot/dts/apple/t7000.dtsi +++ b/arch/arm64/boot/dts/apple/t7000.dtsi @@ -33,6 +33,8 @@ cpu0: cpu@0 { compatible = "apple,typhoon"; reg = <0x0 0x0>; cpu-release-addr = <0 0>; /* To be filled in by loader */ + performance-domains = <&cpufreq>; + operating-points-v2 = <&typhoon_opp>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -41,11 +43,49 @@ cpu1: cpu@1 { compatible = "apple,typhoon"; reg = <0x0 0x1>; cpu-release-addr = <0 0>; /* To be filled in by loader */ + performance-domains = <&cpufreq>; + operating-points-v2 = <&typhoon_opp>; enable-method = "spin-table"; device_type = "cpu"; }; }; + typhoon_opp: opp-table { + compatible = "operating-points-v2"; + + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-level = <1>; + clock-latency-ns = <300>; + }; + opp02 { + opp-hz = /bits/ 64 <396000000>; + opp-level = <2>; + clock-latency-ns = <50000>; + }; + opp03 { + opp-hz = /bits/ 64 <600000000>; + opp-level = <3>; + clock-latency-ns = <29000>; + }; + opp04 { + opp-hz = /bits/ 64 <840000000>; + opp-level = <4>; + clock-latency-ns = <29000>; + }; + opp05 { + opp-hz = /bits/ 64 <1128000000>; + opp-level = <5>; + clock-latency-ns = <36000>; + }; + typhoon_opp06: opp06 { + opp-hz = /bits/ 64 <1392000000>; + opp-level = <6>; + clock-latency-ns = <42000>; + status = "disabled"; /* Not available on N102 */ + }; + }; + soc { compatible = "simple-bus"; #address-cells = <2>; @@ -53,6 +93,12 @@ soc { nonposted-mmio; ranges; + cpufreq: performance-controller@202220000 { + compatible = "apple,t7000-cluster-cpufreq", "apple,s5l8960x-cluster-cpufreq"; + reg = <0x2 0x02220000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@20a0c0000 { compatible = "apple,s5l-uart"; reg = <0x2 0x0a0c0000 0x0 0x4000>; From patchwork Sun Dec 22 17:52:03 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nick Chan X-Patchwork-Id: 13918243 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 9ADA0E77188 for ; Sun, 22 Dec 2024 17:56:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=p/H34LBUZjUXTz+iaRY9rMjPwJeFD2H83GIWRwt32m0=; b=UGntemSwEXSjScvpJz/I+nIQMy oiYgcmIr36Qg6zJM8yLTgHLGaq4xdyRcCj+qr2KZY8he1adYzqDWGnMLQhHwB8QaOTVlqc54uL8cd KAXeq04H4AaFYydLghwH/bckCgwKLMrQJI1akjtVyRHBOhFI0YnsdgxEMMQSrdFeX8ra84MqxnWHf z6KpV8pLiRuf12rT/Nl0pIay68cVo4cWxVRdYp60RYVGRaVl4eLZw6zjnex+75Il/wnsTJdBaPrSf dd/bJrKM92NEibp0A9LQXPL6Vq2bc7L98tREDRoMjRaP9yXV8rrud6V62lAPIDTBI23YlAsYHHupl 4Dp6o72Q==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tPQBo-00000008eNF-0adH; Sun, 22 Dec 2024 17:56:28 +0000 Received: from mail-pl1-x633.google.com ([2607:f8b0:4864:20::633]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tPQ91-00000008dlh-3AD8 for linux-arm-kernel@lists.infradead.org; Sun, 22 Dec 2024 17:53:36 +0000 Received: by mail-pl1-x633.google.com with SMTP id d9443c01a7336-2167141dfa1so30782005ad.1 for ; Sun, 22 Dec 2024 09:53:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734890015; x=1735494815; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=p/H34LBUZjUXTz+iaRY9rMjPwJeFD2H83GIWRwt32m0=; b=gIviC827WItXLHVyDL99jppkXSDsLoZu44ogGucs6ziE9xGY0wqDns7j2ztsY6ilLn ZkmXb2xVW2SrwsORsJMCUSe2FmGnUIdtZntuF81SYe1ItkD8wsWshwdTGuJJotxxsdoE ZWwQN2FugmyWqYmbxgpK8NYkYEquJ26a9Mn6HrqbLP+sWByPi1F0lBnccfidcZEJcjch oX36gyTXffgo4xR/qHY5+y36GrzpECwGIkvJhWdLv5tnscJWL0cdm7/jOfsxyN08xY4l T6h6CA34LM9RfMlCBcvro7URHvmPrbZl/X1+7/HVYVE1onr6bzqCXcQ4dJEPWuEjuiXm mg3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734890015; x=1735494815; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=p/H34LBUZjUXTz+iaRY9rMjPwJeFD2H83GIWRwt32m0=; b=gqJx5rMUuXHfpyUmevKKzNNZ8hO1l34a0a+fElvhIvjHdfkivsvEZ66mgTR9Tk63AU +Ry/nM615e5+cEQPf6Pl2pxugRfiULpLCcczGu4ERRENh97AIkPEfytu89KMZgXL8+NP PMrprrEc/4z0l7ETwVUmZj7Yb7eBFs8mztAroEmJZ/Z3leQQTicQmwyrjKvgpQ0E1i/s TVnKabwEgLFrXDNmSMZLaRoaCwpek213YmMl0M4MAE8U4peS9uUwsEd5as0eDHGJYX1o eh4p8Fy0vojOEPVJta9IIMiEJ6yByhbGJQHrufPSiAg7N38wDkdXDdgTYZjgtqTUECJx l9Yg== X-Forwarded-Encrypted: i=1; AJvYcCV14rUH1VJkkVfm/aBclE/MfIYerWQPG+MbIBUryXqUNejFgmsTmzEaHHohZoEuNq96AVqIyQ1WcuEzsWsmtHVV@lists.infradead.org X-Gm-Message-State: AOJu0YycyBWaNeSOlEGA3ZMeEdpwQrqzlog1HlgsKs6pMJ8iUNmg4V1D 6w6Z5nuKwHSJRvkZsFYYtg5XH1cjcC6tqnnpvcqZpDCWn4M7+yUA X-Gm-Gg: ASbGncuN+COm0Ocoj5k4CMAwm5K2a3M2rjqtcjWDqiMhOobCGPcjDDN0ydp42vCq/3n WZA2RVfogQ453WJKFsGMzGwlSz2ToKz7O8MIeONGRPihtEBR8FM5PgATPR8BDXan+Z538mrCHOe NdnhYN4hYsnyZjQbpLVsZEgqu04uu2NM1ucKpKavYggRow7FfLmcS3pDgeyK0574bBw3CQ83+FV MevRWJQV1yoxKkCTNEg4lXHJ4DakCwRUj44f+hUOnGJi6gwxhMEt++kMw== X-Google-Smtp-Source: AGHT+IHvFpLLRyzoQQ5tNKeb07qfw06v3MtCIVEteo/HrQ0DzX1pSwNVX59T/cnT26GV4sClW+vrcA== X-Received: by 2002:a17:902:da8f:b0:215:98e7:9b1 with SMTP id d9443c01a7336-219e6ca6e4amr133258395ad.5.1734890015061; Sun, 22 Dec 2024 09:53:35 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-219dca04c33sm59503685ad.247.2024.12.22.09.53.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:53:34 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH 3/9] arm64: dts: apple: t7001: Add cpufreq nodes Date: Mon, 23 Dec 2024 01:52:03 +0800 Message-ID: <20241222175314.151437-4-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241222175314.151437-1-towinchenmi@gmail.com> References: <20241222175314.151437-1-towinchenmi@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241222_095335_799258_6FB04D4D X-CRM114-Status: GOOD ( 10.22 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add the cpufreq nodes for Apple A8X SoC. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t7001.dtsi | 52 ++++++++++++++++++++++++++++ 1 file changed, 52 insertions(+) diff --git a/arch/arm64/boot/dts/apple/t7001.dtsi b/arch/arm64/boot/dts/apple/t7001.dtsi index a76e034c85e3..15fd91d12f30 100644 --- a/arch/arm64/boot/dts/apple/t7001.dtsi +++ b/arch/arm64/boot/dts/apple/t7001.dtsi @@ -35,6 +35,8 @@ cpu0: cpu@0 { compatible = "apple,typhoon"; reg = <0x0 0x0>; cpu-release-addr = <0 0>; /* To be filled in by loader */ + performance-domains = <&cpufreq>; + operating-points-v2 = <&typhoon_opp>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -43,6 +45,8 @@ cpu1: cpu@1 { compatible = "apple,typhoon"; reg = <0x0 0x1>; cpu-release-addr = <0 0>; /* To be filled in by loader */ + performance-domains = <&cpufreq>; + operating-points-v2 = <&typhoon_opp>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -51,11 +55,53 @@ cpu2: cpu@2 { compatible = "apple,typhoon"; reg = <0x0 0x2>; cpu-release-addr = <0 0>; /* To be filled by loader */ + performance-domains = <&cpufreq>; + operating-points-v2 = <&typhoon_opp>; enable-method = "spin-table"; device_type = "cpu"; }; }; + typhoon_opp: opp-table { + compatible = "operating-points-v2"; + + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-level = <1>; + clock-latency-ns = <300>; + }; + opp02 { + opp-hz = /bits/ 64 <396000000>; + opp-level = <2>; + clock-latency-ns = <49000>; + }; + opp03 { + opp-hz = /bits/ 64 <600000000>; + opp-level = <3>; + clock-latency-ns = <31000>; + }; + opp04 { + opp-hz = /bits/ 64 <840000000>; + opp-level = <4>; + clock-latency-ns = <32000>; + }; + opp05 { + opp-hz = /bits/ 64 <1128000000>; + opp-level = <5>; + clock-latency-ns = <32000>; + }; + opp06 { + opp-hz = /bits/ 64 <1392000000>; + opp-level = <6>; + clock-latency-ns = <37000>; + }; + opp07 { + opp-hz = /bits/ 64 <1512000000>; + opp-level = <7>; + clock-latency-ns = <41000>; + }; + }; + soc { compatible = "simple-bus"; #address-cells = <2>; @@ -63,6 +109,12 @@ soc { nonposted-mmio; ranges; + cpufreq: performance-controller@202220000 { + compatible = "apple,t7000-cluster-cpufreq", "apple,s5l8960x-cluster-cpufreq"; + reg = <0x2 0x02220000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@20a0c0000 { compatible = "apple,s5l-uart"; reg = <0x2 0x0a0c0000 0x0 0x4000>; From patchwork Sun Dec 22 17:52:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nick Chan X-Patchwork-Id: 13918246 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 03441E77188 for ; Sun, 22 Dec 2024 18:00:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=wPevbon6m/T00pf3vYuYkO653KRfOrsNDd02bFq47S4=; b=IKHxHHA5LbbrcU1ZBevxyqOLzg znDruuNDGI5VfZds3pgfqqwmIzc4ovZYZwRZu+59fo/pTjTUI5OfmSWpKFadOCzJkdFBDZrd1MBDh PzLYbezou59RR4HV5RWNH4kkhNWPlv6RJwiODCy5NZ/eBEtEz0T2jT9YtVi8J8hkjFF0iDLKq9c1k h6AhLhmSrOlJo1m0Xfb0ItNVrDPSDEjc8JmqYDAWpa1XJTJjstwBB43sVBb/Y6e8MjHoG/yMy4/Am SOmX4XUj1zMwuQH3e1BTnO9mBwUick0yCKkMDUaESFF6CT6PGerw8SGNVKjFwxJyI6gmXT93Kuptc CYt61Rfw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tPQFD-00000008eeu-1o7y; Sun, 22 Dec 2024 17:59:59 +0000 Received: from mail-pl1-x630.google.com ([2607:f8b0:4864:20::630]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tPQ95-00000008dmQ-1En5 for linux-arm-kernel@lists.infradead.org; Sun, 22 Dec 2024 17:53:40 +0000 Received: by mail-pl1-x630.google.com with SMTP id d9443c01a7336-2163dc5155fso30485335ad.0 for ; Sun, 22 Dec 2024 09:53:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734890018; x=1735494818; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wPevbon6m/T00pf3vYuYkO653KRfOrsNDd02bFq47S4=; b=h+8cm2InBLw0WONg8bcpXqiXEgHItRGN0ubpdNN4y2mQQAMU2x3uWJEFCy8IvBxN5A G/8ujiUDhKcrwWhf4UMzg1HiAgPPUbMaSyzRPYVckLBMAc1SklGypVqHvFe9Yf0+C+rI p86IDaDft7CbQRH3Tdo2wpY5etonifxtKERBGSdu7jNxUwZqZhr0fKiIW15Ei0Bbg545 WNZvYE/W9MzgTfS7xE9OZlXoJkGaszuKUUMZA3EHftjlTjTrKJ/bEvgtl8bzUMVpgpQN DG4XkgV+mnOQjfEr3kXAYbv6P6NHN6kZkT07bYRchOIlVfbm4dHJ6k5owCgEZWCFyX+o x0mQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734890018; x=1735494818; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wPevbon6m/T00pf3vYuYkO653KRfOrsNDd02bFq47S4=; b=jbr0ic8JvoU27ib/sjq6momDjcTaIlMJbr7N4Mz4p/QuINSQsHShJF0cLNMqSKqKNk D/W67aMYMB0VsUCRFR79AI0oQYJmuaQeJKu+tTAv7V7+lE2UBqRH/65Rdjj62t/lLI7t DiXlKtDAob6EEvwck2vybR4n1hGNKGklPOeHvex96g6WN8gwJV2yP3iGU//1Vg7OTcN5 RnZI1lKPEdaoj6hNwmWH4MWWsVqFXO+C2kgDGYh5quFaNZot3qzc81D31l1DT95eaO8R z7xVn5HtIn2f6UmoAWmXvix9mLA7oqaRVjVXJkqBb8qXddoLFhfLuE6hb7u8KCtf8dfD DMAw== X-Forwarded-Encrypted: i=1; AJvYcCVuw0Joo6SEqBcLZbwHtC0s83lm6Ep6S+XzfwAowsWpSK4ZAwDNTzInuFj7Xi9cGa5cXpuERQ8kXDcmECwLNeJE@lists.infradead.org X-Gm-Message-State: AOJu0YyqkaKgspEojqgWheU3HpfcdGaKHgWnatsfm2lMyj1Bld0Y016G ETNG8OS0PXTmOF6b+9zV1UvNeqDa7KXYee+YrL85j4IAg0th0/9B X-Gm-Gg: ASbGncsMwaAnZT3b8KAf12Z2YzcdlIA9b4PyolzNGpEXU0GgxflEciZLZbI0WuhHaBk QLdCB4/FJVpkFBpfLn7QSmHA1TpCL/tjVN2za4giJkAG+6YcGzOcdOwFnFRTQVpyVqG6C4ObYe3 UTlsS/N2xvTRYcBvZq2XqQWbX9gI8wHj1BTOzV5+/O9gAWGotoUEZMGKPyWZ3q4Aqpe5xip+cvQ T51Ds4/WjODpHwI490K2Co0Qe68zR7kOr/tFyA6OkzI/m26eetmPqaM5Q== X-Google-Smtp-Source: AGHT+IE7f2w+pW5eXG5g7QIlLGxjJq2YFC2yMAhiVeASPpXTfKK7ET7lE8ZEKwanTLgnFmV/NW71uQ== X-Received: by 2002:a17:903:94d:b0:216:46f4:7e30 with SMTP id d9443c01a7336-219e6f11764mr154607305ad.43.1734890018302; Sun, 22 Dec 2024 09:53:38 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-219dca04c33sm59503685ad.247.2024.12.22.09.53.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:53:37 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH 4/9] arm64: dts: apple: Add cpufreq nodes for S8000/S8003 Date: Mon, 23 Dec 2024 01:52:04 +0800 Message-ID: <20241222175314.151437-5-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241222175314.151437-1-towinchenmi@gmail.com> References: <20241222175314.151437-1-towinchenmi@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241222_095339_340018_4097C724 X-CRM114-Status: GOOD ( 13.78 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add cpufreq nodes for the two variants of Apple A9 SoC. The difference is that S8000 is slower than S8003 in state transitions. Change the copyright information in s8000.dtsi and s8003.dtsi as well since these are now essentially new files with the original content now being in s800-0-3.dtsi. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/s800-0-3.dtsi | 10 +++++ arch/arm64/boot/dts/apple/s8000.dtsi | 53 ++++++++++++++++++++++++- arch/arm64/boot/dts/apple/s8003.dtsi | 53 ++++++++++++++++++++++++- 3 files changed, 114 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/apple/s800-0-3.dtsi b/arch/arm64/boot/dts/apple/s800-0-3.dtsi index 082e5b1733d0..382d7be3f8ce 100644 --- a/arch/arm64/boot/dts/apple/s800-0-3.dtsi +++ b/arch/arm64/boot/dts/apple/s800-0-3.dtsi @@ -32,6 +32,8 @@ cpu0: cpu@0 { compatible = "apple,twister"; reg = <0x0 0x0>; cpu-release-addr = <0 0>; /* To be filled in by loader */ + operating-points-v2 = <&twister_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -40,6 +42,8 @@ cpu1: cpu@1 { compatible = "apple,twister"; reg = <0x0 0x1>; cpu-release-addr = <0 0>; /* To be filled in by loader */ + operating-points-v2 = <&twister_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -52,6 +56,12 @@ soc { nonposted-mmio; ranges; + cpufreq: performance-controller@202220000 { + compatible = "apple,s8000-cluster-cpufreq", "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x02220000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@20a0c0000 { compatible = "apple,s5l-uart"; reg = <0x2 0x0a0c0000 0x0 0x4000>; diff --git a/arch/arm64/boot/dts/apple/s8000.dtsi b/arch/arm64/boot/dts/apple/s8000.dtsi index c7e39abda7e1..72322f5677ab 100644 --- a/arch/arm64/boot/dts/apple/s8000.dtsi +++ b/arch/arm64/boot/dts/apple/s8000.dtsi @@ -4,11 +4,62 @@ * * Other names: H8P, "Maui" * - * Copyright (c) 2022, Konrad Dybcio + * Copyright (c) 2024, Nick Chan */ #include "s800-0-3.dtsi" +/ { + twister_opp: opp-table { + compatible = "operating-points-v2"; + + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-level = <1>; + clock-latency-ns = <650>; + }; + opp02 { + opp-hz = /bits/ 64 <396000000>; + opp-level = <2>; + clock-latency-ns = <75000>; + }; + opp03 { + opp-hz = /bits/ 64 <600000000>; + opp-level = <3>; + clock-latency-ns = <27000>; + }; + opp04 { + opp-hz = /bits/ 64 <912000000>; + opp-level = <4>; + clock-latency-ns = <32000>; + }; + opp05 { + opp-hz = /bits/ 64 <1200000000>; + opp-level = <5>; + clock-latency-ns = <35000>; + }; + opp06 { + opp-hz = /bits/ 64 <1512000000>; + opp-level = <6>; + clock-latency-ns = <45000>; + }; + opp07 { + opp-hz = /bits/ 64 <1800000000>; + opp-level = <7>; + clock-latency-ns = <58000>; + }; +#if 0 + /* Not available until CPU deep sleep is implemented */ + opp08 { + opp-hz = /bits/ 64 <1844000000>; + opp-level = <8>; + clock-latency-ns = <58000>; + turbo-mode; + }; +#endif + }; +}; + /* * The A9 was made by two separate fabs on two different process * nodes: Samsung made the S8000 (APL0898) on 14nm and TSMC made diff --git a/arch/arm64/boot/dts/apple/s8003.dtsi b/arch/arm64/boot/dts/apple/s8003.dtsi index 807e3452f8a7..79df5c783260 100644 --- a/arch/arm64/boot/dts/apple/s8003.dtsi +++ b/arch/arm64/boot/dts/apple/s8003.dtsi @@ -4,11 +4,62 @@ * * Other names: H8P, "Malta" * - * Copyright (c) 2022, Konrad Dybcio + * Copyright (c) 2024, Nick Chan */ #include "s800-0-3.dtsi" +/ { + twister_opp: opp-table { + compatible = "operating-points-v2"; + + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-level = <1>; + clock-latency-ns = <500>; + }; + opp02 { + opp-hz = /bits/ 64 <396000000>; + opp-level = <2>; + clock-latency-ns = <45000>; + }; + opp03 { + opp-hz = /bits/ 64 <600000000>; + opp-level = <3>; + clock-latency-ns = <22000>; + }; + opp04 { + opp-hz = /bits/ 64 <912000000>; + opp-level = <4>; + clock-latency-ns = <25000>; + }; + opp05 { + opp-hz = /bits/ 64 <1200000000>; + opp-level = <5>; + clock-latency-ns = <28000>; + }; + opp06 { + opp-hz = /bits/ 64 <1512000000>; + opp-level = <6>; + clock-latency-ns = <35000>; + }; + opp07 { + opp-hz = /bits/ 64 <1800000000>; + opp-level = <7>; + clock-latency-ns = <38000>; + }; +#if 0 + /* Not available until CPU deep sleep is implemented */ + opp08 { + opp-hz = /bits/ 64 <1844000000>; + opp-level = <8>; + clock-latency-ns = <38000>; + turbo-mode; + }; +#endif + }; +}; + /* * The A9 was made by two separate fabs on two different process * nodes: Samsung made the S8000 (APL0898) on 14nm and TSMC made From patchwork Sun Dec 22 17:52:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nick Chan X-Patchwork-Id: 13918247 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 499F0E77188 for ; Sun, 22 Dec 2024 18:01:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=N24iLfWKUlFKc1T6bkkvm11QnF/DJ7nQeOyrjdB7/0A=; b=YXZJuIsV22nZsZUQpBB3zW8LEm 6lxN8+JcxkbZp1yl5xSxTlQ023j5BepiU31KtNY+EFP+KLFSLRorChn2pokqLc/R98543I/0wjUyZ 78xEvWL/e7vKH1/dFzevVCMXeOvr3gsQr1Lalj+m20EgD2zfojrPQ4NoPPQ/G5kFfi8zqiUQTt+WD ITYHf6G1Nh3//Ykpu76nIdfx3ibCb8eRZUCSqlSHng82g8GmJ9EWro8yMoUPMllwZRS5JVxpMcM31 FOQFbWaZq9zfG/xAPBMs2Z8JTIYISydGVV29/i592iKQ2007XGg9b0fe+XERNmo8L29IPZsNIVGEZ AGRzBMIg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tPQGM-00000008elC-0i9o; Sun, 22 Dec 2024 18:01:10 +0000 Received: from mail-pl1-x62e.google.com ([2607:f8b0:4864:20::62e]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tPQ97-00000008dne-1r0D for linux-arm-kernel@lists.infradead.org; Sun, 22 Dec 2024 17:53:42 +0000 Received: by mail-pl1-x62e.google.com with SMTP id d9443c01a7336-21649a7bcdcso31760775ad.1 for ; Sun, 22 Dec 2024 09:53:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734890021; x=1735494821; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=N24iLfWKUlFKc1T6bkkvm11QnF/DJ7nQeOyrjdB7/0A=; b=d62xWi5ZyqkDK77AzNmYlwsIX6xirfgXqRzIGqkJQvnCM2MF1cXnKzMuTTZzE+irPi mpmIyZJdnVOhk6o13HwJJ37ndWlXfkgB/whju2u3f2pOSuXuP5amoJXzM92gddvGZLRo ttbMXg+1J6+bcbIYj1WfxVTvqWc0s2G4iwGdYYnSR2XS11gcsyjRoEjzL3Du+MP/0XYs CEe5zZcFZPHugEPAlP5STT2GMzq9GUJoxii3QggjKHZ3b000c+lWavZNX4H4yKXdpypZ QilxuWn6grlPxvMzTX7IPt0RhgFNFG5NN9JaoOYsdi1biDnwdH1/MS05umTfuesRaUuJ EMcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734890021; x=1735494821; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=N24iLfWKUlFKc1T6bkkvm11QnF/DJ7nQeOyrjdB7/0A=; b=aL0VwrlScqe7NjVffG5cJeOjAMFPMu26c8ZfUior6EZyQc8vlgGMGRWmKAnGS5obr0 JdVTQZQh/9sfQ8S89atgKo4Nw605DlLo6L6rM3i36Hlzbj2RyuJkhYN2KU8+ww7gMGJw 03FMVtRSMDAzlMX/1EFneYZmqFw5CzBVD8zxV1zFHVzD8m9nE2a4Tsv2YjA8OPfHOlGS 9gFoeZ4ly9l4G8buAxn+rCSxdO9KVnMyBV32SCf48FcdZsSZuypr4ilTg7RbzMEtytzc yt41evcYCG1/fvuTglU6QHYmAT2iEechB1Qd4F5wR83tcvEbq9h80BSH8J7+Djk1IEp0 xtlQ== X-Forwarded-Encrypted: i=1; AJvYcCVAtS8TNiFtT/Vb0lRynxVMnvGwX0ArK5jzh5FTtKIjjD5kuwDKKXLc4mv26ratEsB10ufrCOYWLRToZ9mNzPm9@lists.infradead.org X-Gm-Message-State: AOJu0YxWD+JPybtYLxNNfW1tqJEa8YHfh/6PEREBCGHlR86Kp9jrSij7 Po6Zc8XPXS8LgtwFkV7K2WMKETE27Mhsn661i1+Fq9JQQtAgdEPk X-Gm-Gg: ASbGncsHdWDe5R0GNrsJ26gSxBakg3otP07V7LtSVIMHX49IAYhTo3ohtLNBB5clh1r oESHsU13D+wfroayVe8v3RUVFDBnkSzYa4JQDU8r5kA23E4IoJdyY/y8bKPbmHRGZflej+v/Le9 q+bddnth8yToTodiPE88eoF4ZVpy2o9g9ED2vNWSJe0PLZsnqUOyDcgorbvWKdZs+NjpFh/EuCB Df9dQdlbsdl91hX/f9JbTa8aa6QsBZgdKI0eVfiRRHYjfH5HfHL1jmDEA== X-Google-Smtp-Source: AGHT+IEfOwJ3U9W+UweF0jknq2Ss6l2OIz6iPXfOBXoRPosT9OX3PknrAeuTJncg0JkltpB5GeYkjw== X-Received: by 2002:a17:902:f688:b0:215:a172:5fb9 with SMTP id d9443c01a7336-219e70dbe56mr133375005ad.48.1734890020756; Sun, 22 Dec 2024 09:53:40 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-219dca04c33sm59503685ad.247.2024.12.22.09.53.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:53:40 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH 5/9] arm64: dts: apple: s8001: Add cpufreq nodes Date: Mon, 23 Dec 2024 01:52:05 +0800 Message-ID: <20241222175314.151437-6-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241222175314.151437-1-towinchenmi@gmail.com> References: <20241222175314.151437-1-towinchenmi@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241222_095341_500040_27C29D55 X-CRM114-Status: GOOD ( 10.74 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add cpufreq nodes for Apple A9X SoC. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/s8001.dtsi | 59 ++++++++++++++++++++++++++++ 1 file changed, 59 insertions(+) diff --git a/arch/arm64/boot/dts/apple/s8001.dtsi b/arch/arm64/boot/dts/apple/s8001.dtsi index 23ee3238844d..7f7cb8afd3d3 100644 --- a/arch/arm64/boot/dts/apple/s8001.dtsi +++ b/arch/arm64/boot/dts/apple/s8001.dtsi @@ -32,6 +32,8 @@ cpu0: cpu@0 { compatible = "apple,twister"; reg = <0x0 0x0>; cpu-release-addr = <0 0>; /* To be filled in by loader */ + operating-points-v2 = <&twister_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -40,11 +42,62 @@ cpu1: cpu@1 { compatible = "apple,twister"; reg = <0x0 0x1>; cpu-release-addr = <0 0>; /* To be filled in by loader */ + operating-points-v2 = <&twister_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; }; + twister_opp: opp-table { + compatible = "operating-points-v2"; + + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-level = <1>; + clock-latency-ns = <800>; + }; + opp02 { + opp-hz = /bits/ 64 <396000000>; + opp-level = <2>; + clock-latency-ns = <53000>; + }; + opp03 { + opp-hz = /bits/ 64 <792000000>; + opp-level = <3>; + clock-latency-ns = <18000>; + }; + opp04 { + opp-hz = /bits/ 64 <1080000000>; + opp-level = <4>; + clock-latency-ns = <21000>; + }; + opp05 { + opp-hz = /bits/ 64 <1440000000>; + opp-level = <5>; + clock-latency-ns = <25000>; + }; + opp06 { + opp-hz = /bits/ 64 <1800000000>; + opp-level = <6>; + clock-latency-ns = <33000>; + }; + opp07 { + opp-hz = /bits/ 64 <2160000000>; + opp-level = <7>; + clock-latency-ns = <45000>; + }; +#if 0 + /* Not available until CPU deep sleep is implemented */ + opp08 { + opp-hz = /bits/ 64 <2160000000>; + opp-level = <8>; + clock-latency-ns = <45000>; + turbo-mode; + }; +#endif + }; + soc { compatible = "simple-bus"; #address-cells = <2>; @@ -52,6 +105,12 @@ soc { nonposted-mmio; ranges; + cpufreq: performance-controller@202220000 { + compatible = "apple,s8000-cluster-cpufreq", "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x02220000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@20a0c0000 { compatible = "apple,s5l-uart"; reg = <0x2 0x0a0c0000 0x0 0x4000>; From patchwork Sun Dec 22 17:52:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nick Chan X-Patchwork-Id: 13918248 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7EE28E77188 for ; Sun, 22 Dec 2024 18:02:32 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=M8quqDbvIzDjRV3soAXIobPs9f6LGdQx6F8kthQIS+s=; b=23WKDuk73/t7fjxeO5ddHFdo9N MxgXnBFfD1Wyq8oBAIOC9z61ztVLryZOo5Ut6mQJqkLZauw6RY/qI5So+fIc4qnCh5/e+IX2LqyOo a5Car+pdhz9V+VudI6UBs0MNn/hJ8AkLl4rTR3KlpbD0asnhyfgh5gyTtLeIb7kfRovK2SxI1vBtk ca3gmrFGavUpaiALO2O4FBAU3G4pDsCYE0gm8ANNMqCKn/Mo8SgX9GlMoz6QX8rZ6N4mIfNQSeWda BQNGQLCsiP0ocncLhzHpUYdx29XT5FthRh9jE8pLQ+PnODobtJnxwloc87wtiHbuVNcGqLW43wuFN NXGri+ag==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tPQHU-00000008erK-47zR; Sun, 22 Dec 2024 18:02:20 +0000 Received: from mail-pl1-x632.google.com ([2607:f8b0:4864:20::632]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tPQ9A-00000008dof-0puY for linux-arm-kernel@lists.infradead.org; Sun, 22 Dec 2024 17:53:45 +0000 Received: by mail-pl1-x632.google.com with SMTP id d9443c01a7336-21631789fcdso29805585ad.1 for ; Sun, 22 Dec 2024 09:53:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734890023; x=1735494823; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=M8quqDbvIzDjRV3soAXIobPs9f6LGdQx6F8kthQIS+s=; b=ibJppf5/eB1zxM+0gWVIhCl3Csn2t+aNe0s+lJP1iFv0t12fctt8a0te0gDNyWNlG/ 7kfvTyFncFiKluJOeXaUDYgDEHfqzVE52SOgTQNKpSEUw6zofDpCKvFKbljUwLyGdNEc sVXzrQKMEM+9Iz0hKvmHM1Nj8NyXwT9s5le50SFNFO2WFrUuNGYTMxW9qbYrGYssIfCG 9kkl9TYjdVVX0K2w27cqiWgjAi5d7ZhFAIRO2flWX6u45fi2/VfYI15vmT17GeEc7TmC 99OI9MNSUXQzvTzegeLMkaCYY0sR3Ze0FeHzm9qsDUYHWw6+hlTbrXK1v66BJXOmkayN W9pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734890023; x=1735494823; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=M8quqDbvIzDjRV3soAXIobPs9f6LGdQx6F8kthQIS+s=; b=V7mZ1AAu84eaSbKUmzP3nTXauqkmhVrM5ENJWvdMgwiGh+XQ4Pzew4eXoMhsdSc1j6 cuCFGZvD0js/hksfrBeLnXgzhmDjk4PKM7r5pNPGd9qXXdwWD2DoPPNTZuzF7tKKZ+3j zINOi0ESMq7N7Cthf+y6CfeiNsptjyQBBAx1vX7vibJ4pf0wEx7HQapkrxSoQLX593wR FxVxh8w15UNAhFmCK+/Y8khGouimKnv1BJ3c07XbXhJeHne0AgKPuIrbeImJpKlImAm4 m+ckMI7sHQ3Brv+/8lK1cTFpBJWdIycI1mbpW5OFN/NO3XCLw+67vbtDpB7Y9EV2xpzJ yDuA== X-Forwarded-Encrypted: i=1; AJvYcCVDXZ6YBMiHlz40fVa5IL+Z9qsNmfTmDvu1JzO91Mcx3aHZEksrxPLU2/aivf+NCr2RCMouS5f4rNXozC/0W2lY@lists.infradead.org X-Gm-Message-State: AOJu0YwcltFLCa2Y2iShG9x6BELujVyfQQo5jnEla/0Pd8i1f3lcEIBd lVDroiCoVSYi41mVEbuUXuWy/wFIkfOb2BCWCUFmQuvgVrmFUpwM X-Gm-Gg: ASbGnctm0am+hkAUmBi/o3+9py1ZUiA0vzXCuW4qJPa3jH4xLuq75jd0J64ifmsJI7I llxW1U6UTQ41n+z9PhQ6UgIi7Kla/8qUCUQcYxecsqRQrnTPlhy12n7J3vJ14p7xTJN9ooSV0AM yzW0VU5jzvhi3m+GEOHlKaSF0bVVR18lCiJoLICp4/zQ7SlY+pCa1NjQiqskCDhss1+30hMBySK 61brkBHrAFQtSu7ODS7wwoVUTASJ1wKyB+RXDfNiUrOsgikedRThPQ9PA== X-Google-Smtp-Source: AGHT+IGpgvTOHhq2hImZ/rSPNRXBsdgUbRBZyxdR2JAx10GDpZz4KoEJX4OK0tyh8MQs0GsB982i4g== X-Received: by 2002:a17:902:d50c:b0:215:9c06:272a with SMTP id d9443c01a7336-219da7ff40bmr204906785ad.24.1734890023267; Sun, 22 Dec 2024 09:53:43 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-219dca04c33sm59503685ad.247.2024.12.22.09.53.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:53:42 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH 6/9] arm64: dts: apple: t8010: Add cpufreq nodes Date: Mon, 23 Dec 2024 01:52:06 +0800 Message-ID: <20241222175314.151437-7-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241222175314.151437-1-towinchenmi@gmail.com> References: <20241222175314.151437-1-towinchenmi@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241222_095344_241068_1F10E98D X-CRM114-Status: GOOD ( 13.46 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add cpufreq nodes for Apple A10 SoC. There is a transparent hardware big.LITTLE switcher in this SoC. Spoof E-core p-state frequencies such that CPU capacity does not appear to change when switching between core types. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t8010-7.dtsi | 8 ++ arch/arm64/boot/dts/apple/t8010-ipad6.dtsi | 8 ++ arch/arm64/boot/dts/apple/t8010.dtsi | 86 ++++++++++++++++++++++ 3 files changed, 102 insertions(+) diff --git a/arch/arm64/boot/dts/apple/t8010-7.dtsi b/arch/arm64/boot/dts/apple/t8010-7.dtsi index 1332fd73f50f..919e067ef073 100644 --- a/arch/arm64/boot/dts/apple/t8010-7.dtsi +++ b/arch/arm64/boot/dts/apple/t8010-7.dtsi @@ -41,3 +41,11 @@ switch-mute { }; }; }; + +&hurricane_opp09 { + status = "okay"; +}; + +&hurricane_opp10 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/apple/t8010-ipad6.dtsi b/arch/arm64/boot/dts/apple/t8010-ipad6.dtsi index 81696c6e302c..4ea8cf12e430 100644 --- a/arch/arm64/boot/dts/apple/t8010-ipad6.dtsi +++ b/arch/arm64/boot/dts/apple/t8010-ipad6.dtsi @@ -42,3 +42,11 @@ button-volup { }; }; }; + +&hurricane_opp09 { + status = "okay"; +}; + +&hurricane_opp10 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/apple/t8010.dtsi b/arch/arm64/boot/dts/apple/t8010.dtsi index e3d6a8354103..2547e8c60cad 100644 --- a/arch/arm64/boot/dts/apple/t8010.dtsi +++ b/arch/arm64/boot/dts/apple/t8010.dtsi @@ -32,6 +32,8 @@ cpu0: cpu@0 { compatible = "apple,hurricane-zephyr"; reg = <0x0 0x0>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&fusion_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -40,11 +42,89 @@ cpu1: cpu@1 { compatible = "apple,hurricane-zephyr"; reg = <0x0 0x1>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&fusion_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; }; + fusion_opp: opp-table { + compatible = "operating-points-v2"; + + /* + * Apple Fusion Architecture: Hardware big.LITTLE switcher + * that use p-state transitions to switch between cores. + * Only one type of core can be active at a given time. + * + * The E-core frequencies are adjusted so performance scales + * linearly with reported clock speed. + */ + + opp01 { + opp-hz = /bits/ 64 <172000000>; /* 300 MHz, E-core */ + opp-level = <1>; + clock-latency-ns = <11000>; + }; + opp02 { + opp-hz = /bits/ 64 <230000000>; /* 396 MHz, E-core */ + opp-level = <2>; + clock-latency-ns = <49000>; + }; + opp03 { + opp-hz = /bits/ 64 <425000000>; /* 732 MHz, E-core */ + opp-level = <3>; + clock-latency-ns = <13000>; + }; + opp04 { + opp-hz = /bits/ 64 <637000000>; /* 1092 MHz, E-core */ + opp-level = <4>; + clock-latency-ns = <18000>; + }; + opp05 { + opp-hz = /bits/ 64 <756000000>; + opp-level = <5>; + clock-latency-ns = <35000>; + }; + opp06 { + opp-hz = /bits/ 64 <1056000000>; + opp-level = <6>; + clock-latency-ns = <31000>; + }; + opp07 { + opp-hz = /bits/ 64 <1356000000>; + opp-level = <7>; + clock-latency-ns = <37000>; + }; + opp08 { + opp-hz = /bits/ 64 <1644000000>; + opp-level = <8>; + clock-latency-ns = <39500>; + }; + hurricane_opp09: opp09 { + opp-hz = /bits/ 64 <1944000000>; + opp-level = <9>; + clock-latency-ns = <46000>; + status = "disabled"; /* Not available on N112 */ + }; + hurricane_opp10: opp10 { + opp-hz = /bits/ 64 <2244000000>; + opp-level = <10>; + clock-latency-ns = <56000>; + status = "disabled"; /* Not available on N112 */ + }; +#if 0 + /* Not available until CPU deep sleep is implemented */ + hurricane_opp11: opp11 { + opp-hz = /bits/ 64 <2340000000>; + opp-level = <11>; + clock-latency-ns = <56000>; + turbo-mode; + status = "disabled"; /* Not available on N112 */ + }; +#endif + }; + soc { compatible = "simple-bus"; #address-cells = <2>; @@ -52,6 +132,12 @@ soc { nonposted-mmio; ranges; + cpufreq: performance-controller@202f20000 { + compatible = "apple,t8010-cluster-cpufreq", "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x02f20000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@20a0c0000 { compatible = "apple,s5l-uart"; reg = <0x2 0x0a0c0000 0x0 0x4000>; From patchwork Sun Dec 22 17:52:07 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nick Chan X-Patchwork-Id: 13918249 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7364BE77188 for ; Sun, 22 Dec 2024 18:03:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=z/KAd6ZG61rvLfDgYI7Mlxb/svbdRtzyfwFEiO6AV1E=; b=tQcAdSy3EhifQAabZE3UdNcaAC jlBuZPlRuRPU24bBiiSlFmlw13WjI1g1Bb6cuxhVl7yh5cp5/fqIp/9JcvsceF4aFV9BZK7pwjcQj v4PHRJb4dd0FnoT4VtKl7JjGXhvG9UxqiH7l4INAMv2HiZUXNZ4RiVCn8zNwJO06TpJZjopQl5Xm6 8RnkO8Vfy61QdxLEsJMU9LqSo5H/Q2/SKJeL61Eknvsqo2qW3OzDIbJIINRM6L0uIeKJ4uxmsPqsR aDnEFvBb9lYizIgHsWsf1dMT+bIdRES+19HzeBRosybYHZZfaUBHffijg1JFiwnsQPfLxhXxQmcwL 4Bn2KMDQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tPQIc-00000008ex5-2yIy; Sun, 22 Dec 2024 18:03:30 +0000 Received: from mail-pj1-x102f.google.com ([2607:f8b0:4864:20::102f]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tPQ9C-00000008dpi-2hWT for linux-arm-kernel@lists.infradead.org; Sun, 22 Dec 2024 17:53:48 +0000 Received: by mail-pj1-x102f.google.com with SMTP id 98e67ed59e1d1-2ee76befe58so3134774a91.2 for ; Sun, 22 Dec 2024 09:53:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734890026; x=1735494826; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=z/KAd6ZG61rvLfDgYI7Mlxb/svbdRtzyfwFEiO6AV1E=; b=TPMjCaCd7v2MNYHN1LKaTuKMv4iNAeAVH+tw3rB6CU6dRHy5nk8KkOmmQUXEhhNX31 fkU/WEkpF/nIC38kHwHFcxAKeIDvt4bUleVazXmaoVyYCo2nFQC4BWYKmN7A4UOE+7zY gzNUELRvG32gyVK3mH9SO/r+kZ248S8PMkVu+D4KmgaGhRCJOFQrVN0Byqj5s8yy7tnN 6mFcblwPOopQ2oSugf74c3eL6Co7RAqYNWlzkI1yOxyDVuCQQrbmZ4pmuMkRw8g8QHFu L/uuwKoSa3wIPCP3Uw9JekkBgmNsK7iYxfhijLV4bxM9SjCSI8hSfrFmzmZdn7Fo8pg8 0zDQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734890026; x=1735494826; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=z/KAd6ZG61rvLfDgYI7Mlxb/svbdRtzyfwFEiO6AV1E=; b=ZjO5gitQV4E6OXamfGHQut9UgnubuVYsqU35T/wAQl0EAwpUpVN/nPrDLopX+qIOos dEBip5lEtDmxMQhOto7WevOFby/TZOJPCN6ELPzmhWskFNXq0VdQKrOmC99bVLmK14rI Ndo/Hfp5hPEHWhduiIUrav7DgjvTcpFIb/z3fotdrIxZtaNMOI8CZTwjgSeOAoGu7KH1 BeDKBzV/3/L7ULYJjeFBRd0IX8IcqL2G84BuPXyklIzPAw5o2Mhojp4Bc+xULfxt9Kpb VQOD7PqHJ6GH/po7LcM8mDlCfNQ6Bb/gKxmzF/fQE2v9RJ94zZ/k5VYlFKFsu3yh8Ndc CG3Q== X-Forwarded-Encrypted: i=1; AJvYcCW50ycdRML2YrtmKaUt9ZvRC53vyXb3mTr1S5Xs2ojkEAkDOFxc3CQuzysuMMJFKsSBuGtgeYj+MbmM0NArtMSH@lists.infradead.org X-Gm-Message-State: AOJu0Yy2aKXN5DyzHYO95YSplMQl+LSzOFPXA1w+Au/6qUGtNe7DDHu5 SZGpuIUgvGj1u2gJsQIfgmoHQ5jiNtzh0iXof3lJm8CYKT3lUSQu X-Gm-Gg: ASbGncu6YmlBMyu10nVvPjMZ4d+9qligHn+gqzd8pfwpa5HvJxMj+D0DwDOAp7qVDZ6 7CCVkicR2Av//ZYz/33ntSrdr5BzJlEZ9sDz9mX+nJmLTAHh0AY5LJLVSUWHUHZsvHGCbyaXcUl qgmh4yazdLJB+5d0nFn5eVepJZ12+4ngoiLD/OzeCck8He/yL0xLM/fNrXgHoeODMT1X9/cr/v7 3Bs6iXDJqasp9A7RLkORhIJ9ZdmVooEmHSQbVI2sI/q+Z1LSugmNH2pzA== X-Google-Smtp-Source: AGHT+IH9tlB/rmfezrDSl76YkabU54LtEQtOU5kl6hHg06X9hhNLuJNfsi6jeaPgR5oNfIdZXyn2Bg== X-Received: by 2002:a17:90a:f94d:b0:2ea:4a6b:79d1 with SMTP id 98e67ed59e1d1-2f452e149bbmr15214572a91.11.1734890025758; Sun, 22 Dec 2024 09:53:45 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-219dca04c33sm59503685ad.247.2024.12.22.09.53.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:53:45 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH 7/9] arm64: dts: apple: t8011: Add cpufreq nodes Date: Mon, 23 Dec 2024 01:52:07 +0800 Message-ID: <20241222175314.151437-8-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241222175314.151437-1-towinchenmi@gmail.com> References: <20241222175314.151437-1-towinchenmi@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241222_095346_682160_71B9CCAA X-CRM114-Status: GOOD ( 12.21 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add cpufreq nodes for Apple A10 SoC. There is a transparent hardware big.LITTLE switcher in this SoC. Spoof E-core p-state frequencies such that CPU capacity does not appear to change when switching between core types. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t8011.dtsi | 79 ++++++++++++++++++++++++++++ 1 file changed, 79 insertions(+) diff --git a/arch/arm64/boot/dts/apple/t8011.dtsi b/arch/arm64/boot/dts/apple/t8011.dtsi index 6c4ed9dc4a50..3a3d5b615a6a 100644 --- a/arch/arm64/boot/dts/apple/t8011.dtsi +++ b/arch/arm64/boot/dts/apple/t8011.dtsi @@ -32,6 +32,8 @@ cpu0: cpu@0 { compatible = "apple,hurricane-zephyr"; reg = <0x0 0x0>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&fusion_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -40,6 +42,8 @@ cpu1: cpu@1 { compatible = "apple,hurricane-zephyr"; reg = <0x0 0x1>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&fusion_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -48,11 +52,80 @@ cpu2: cpu@2 { compatible = "apple,hurricane-zephyr"; reg = <0x0 0x2>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&fusion_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; }; + fusion_opp: opp-table { + compatible = "operating-points-v2"; + + /* + * Apple Fusion Architecture: Hardwired big.LITTLE switcher + * that use p-state transitions to switch between cores. + * + * The E-core frequencies are adjusted so performance scales + * linearly with reported clock speed. + */ + + opp01 { + opp-hz = /bits/ 64 <172000000>; /* 300 MHz, E-core */ + opp-level = <1>; + clock-latency-ns = <12000>; + }; + opp02 { + opp-hz = /bits/ 64 <230000000>; /* 396 MHz, E-core */ + opp-level = <2>; + clock-latency-ns = <135000>; + }; + opp03 { + opp-hz = /bits/ 64 <448000000>; /* 768 MHz, E-core */ + opp-level = <3>; + clock-latency-ns = <105000>; + }; + opp04 { + opp-hz = /bits/ 64 <662000000>; /* 1152 MHz, E-core */ + opp-level = <4>; + clock-latency-ns = <115000>; + }; + opp05 { + opp-hz = /bits/ 64 <804000000>; + opp-level = <5>; + clock-latency-ns = <122000>; + }; + opp06 { + opp-hz = /bits/ 64 <1140000000>; + opp-level = <6>; + clock-latency-ns = <120000>; + }; + opp07 { + opp-hz = /bits/ 64 <1548000000>; + opp-level = <7>; + clock-latency-ns = <125000>; + }; + opp08 { + opp-hz = /bits/ 64 <1956000000>; + opp-level = <8>; + clock-latency-ns = <135000>; + }; + opp09 { + opp-hz = /bits/ 64 <2316000000>; + opp-level = <9>; + clock-latency-ns = <140000>; + }; +#if 0 + /* Not available until CPU deep sleep is implemented */ + opp10 { + opp-hz = /bits/ 64 <2400000000>; + opp-level = <10>; + clock-latency-ns = <140000>; + turbo-mode; + }; +#endif + }; + soc { compatible = "simple-bus"; #address-cells = <2>; @@ -60,6 +133,12 @@ soc { nonposted-mmio; ranges; + cpufreq: performance-controller@202f20000 { + compatible = "apple,t8010-cluster-cpufreq", "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x02f20000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@20a0c0000 { compatible = "apple,s5l-uart"; reg = <0x2 0x0a0c0000 0x0 0x4000>; From patchwork Sun Dec 22 17:52:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nick Chan X-Patchwork-Id: 13918252 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 54490E77188 for ; Sun, 22 Dec 2024 18:04:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=wXwxIenSzuIpC+GwkdjqUR2DofzaS4fQGLg3IB5+muY=; b=irFJY/C7XFDNxd4vPOskHFEZcN kmWyKY+aw9BFddn0GYIyePZ9VcjHS/4aF9If5Kvw4aoJxBCEu8nz6ALiancBMUjsIRW+eByJ48/t6 4RX+DLyLV71GCpn7Okx1U2duRnGcaSBSzZ9ZOacgAvmVSxbSWpMaqOkd/A+eSI/GpQiCa6TDp1/Qw h5yJ8ciYK6Bt+PKC+ReAFC1ZWoKecER1C5ScV+S5Kalt79FAjnGY7Sq+kNwFt4EpuaPi2jQADQYxy PlQBefaQK37vetUEq9a5mpE+Ie9tvvVwmqYiXuwsp1NvF2pk5eTcbEkv2DTpL8lDNzla4/37ojavo I8ZAV12w==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tPQJl-00000008f2t-25lT; Sun, 22 Dec 2024 18:04:41 +0000 Received: from mail-pl1-x634.google.com ([2607:f8b0:4864:20::634]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tPQ9E-00000008dr2-3gTk for linux-arm-kernel@lists.infradead.org; Sun, 22 Dec 2024 17:53:49 +0000 Received: by mail-pl1-x634.google.com with SMTP id d9443c01a7336-2165cb60719so32469975ad.0 for ; Sun, 22 Dec 2024 09:53:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734890028; x=1735494828; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wXwxIenSzuIpC+GwkdjqUR2DofzaS4fQGLg3IB5+muY=; b=A1EALRKBDR8t8vbANFc9DA6fEdHymTb965i5N/vDn9kn3VdGeEivVlsDEJBAZPM28t 1pT11P8jZabF9t+Dce7t5fkF8SuqQwr9zENZcr8NZ+O9Uh9AiSAtN0m482/iotinCt1A nuq9WX3YJyP4OjFxAQwK1YCardwf565dwJSxKk+ysZT/Z8ch/5l1iVFY+/lpCEpbmkbA DfOGYRMueaO7iyY0y6PDoHbVQVjF8rwXNfIM70qEweFehVs+/Nz/HC7ti8Pbo84syclF QzXv4YfsqAnqGF9KmcULDPV1dmwLnix/jH/rMEzG5m4kRggp60N+4IVDX4qemC3RoI5s mZlw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734890028; x=1735494828; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wXwxIenSzuIpC+GwkdjqUR2DofzaS4fQGLg3IB5+muY=; b=I7fgWFlVPReBGO0Qu5NNXbTt06D/zrZcYC06uyqUVihpZIEDOT5+95ATYbkPD0coPp T12NQduU1iNloK49lNVey4WfR6NgqHZY692LtX4gUObedp6OSrkcGl55GOCuflNk+vze s6SDWrxA7hhdkdPKg21jU57iaJbRZDh6TAubN2QnuaD19LbJkdEOuCYBuAWyRVll6LRK UptxwoIMrcqjL8gJC4WFkZHDSdBfx5lYVeBkWsd3jcg1eRnX9eoKUtitp6cc7BSeVvVW fJWCsYpgKFGOVIVW7djVjKyUjaS7VHT2sJxfjC7Cd/MH5scTPxR2ngO6aZ/vEH7/VjuB uFvQ== X-Forwarded-Encrypted: i=1; AJvYcCUdpG/w4cd0kyyiNlXMsJ9GM0l+1kzhIH0aaJT94m/SCYXH8ipekj0hPCKHPdFHMJruAnPrM/7UuKwuRsG52fBo@lists.infradead.org X-Gm-Message-State: AOJu0YxQ2wMYTzJEd/wSfJnDaaN03HP10IllL/OA6X54tGVihBan/Pwo vPz5YhinuQqHbjxH9BwTNt03WLJHV+Es2haTNyxwVF/kKo1YA9VX X-Gm-Gg: ASbGncv3pMcS7tSn8Qb1/HZ7YNI73dgulJdLlpr6g7/a9zh3LfQMJlh+ROu+7EgXW77 ZF+nhTVKnYMsEh6GYfpJ8kJ+2Z+2QGk/O/LPg3Uq0iuglBVBIIIT/VVfAdNIWXwin+jZmQ3LXft UJEZ/kRMs7/k7sdU+Z5R1GamkFw6hIZuAUwCh6R3gfH4/J1ZkLVuRt5VFos0dehTE3kQS/aMYPr Xi9hHsKcyE4QKnBTVgj1dVBu7KYh3SEiArFhOi/L4QNY0x+hkAC4+d3rA== X-Google-Smtp-Source: AGHT+IHSDfGeiVEQElB/fENv7ebMVITS5qMf817Q635jJxGYv5q8M2DnvFHYEvP8UOy+HWtj+qGhtw== X-Received: by 2002:a17:90a:dfcd:b0:2ee:964e:67ce with SMTP id 98e67ed59e1d1-2f452dee953mr13986009a91.3.1734890028231; Sun, 22 Dec 2024 09:53:48 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-219dca04c33sm59503685ad.247.2024.12.22.09.53.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:53:47 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH 8/9] arm64: dts: apple: t8012: Add cpufreq nodes Date: Mon, 23 Dec 2024 01:52:08 +0800 Message-ID: <20241222175314.151437-9-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241222175314.151437-1-towinchenmi@gmail.com> References: <20241222175314.151437-1-towinchenmi@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241222_095348_920012_94A0C63F X-CRM114-Status: GOOD ( 12.40 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add cpufreq nodes for Apple A10 SoC. There is a transparent hardware big.LITTLE switcher in this SoC. Spoof E-core p-state frequencies such that CPU capacity does not appear to change when switching between core types. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t8012.dtsi | 83 ++++++++++++++++++++++++++++ 1 file changed, 83 insertions(+) diff --git a/arch/arm64/boot/dts/apple/t8012.dtsi b/arch/arm64/boot/dts/apple/t8012.dtsi index 45d24ca091b0..0a3d5a6bd047 100644 --- a/arch/arm64/boot/dts/apple/t8012.dtsi +++ b/arch/arm64/boot/dts/apple/t8012.dtsi @@ -32,6 +32,8 @@ cpu0: cpu@10000 { compatible = "apple,hurricane-zephyr"; reg = <0x0 0x10000>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&fusion_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -40,11 +42,86 @@ cpu1: cpu@10001 { compatible = "apple,hurricane-zephyr"; reg = <0x0 0x10001>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&fusion_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; }; + fusion_opp: opp-table { + compatible = "operating-points-v2"; + + /* + * Apple Fusion Architecture: Hardware big.LITTLE switcher + * that use p-state transitions to switch between cores. + * Only one type of core can be active at a given time. + * + * The E-core frequencies are adjusted so performance scales + * linearly with reported clock speed. + */ + + opp01 { + opp-hz = /bits/ 64 <172000000>; /* 300 MHz, E-core */ + opp-level = <1>; + clock-latency-ns = <11000>; + }; + opp02 { + opp-hz = /bits/ 64 <230000000>; /* 396 MHz, E-core */ + opp-level = <2>; + clock-latency-ns = <140000>; + }; + opp03 { + opp-hz = /bits/ 64 <425000000>; /* 732 MHz, E-core */ + opp-level = <3>; + clock-latency-ns = <110000>; + }; + opp04 { + opp-hz = /bits/ 64 <637000000>; /* 1092 MHz, E-core */ + opp-level = <4>; + clock-latency-ns = <130000>; + }; + opp05 { + opp-hz = /bits/ 64 <756000000>; + opp-level = <5>; + clock-latency-ns = <130000>; + }; + opp06 { + opp-hz = /bits/ 64 <1056000000>; + opp-level = <6>; + clock-latency-ns = <130000>; + }; + opp07 { + opp-hz = /bits/ 64 <1356000000>; + opp-level = <7>; + clock-latency-ns = <130000>; + }; + opp08 { + opp-hz = /bits/ 64 <1644000000>; + opp-level = <8>; + clock-latency-ns = <135000>; + }; + opp09 { + opp-hz = /bits/ 64 <1944000000>; + opp-level = <9>; + clock-latency-ns = <140000>; + }; + opp10 { + opp-hz = /bits/ 64 <2244000000>; + opp-level = <10>; + clock-latency-ns = <150000>; + }; +#if 0 + /* Not available until CPU deep sleep is implemented */ + opp11 { + opp-hz = /bits/ 64 <2340000000>; + opp-level = <11>; + clock-latency-ns = <150000>; + turbo-mode; + }; +#endif + }; + soc { compatible = "simple-bus"; #address-cells = <2>; @@ -52,6 +129,12 @@ soc { nonposted-mmio; ranges; + cpufreq: performance-controller@202f20000 { + compatible = "apple,t8010-cluster-cpufreq", "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x02f20000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@20a600000 { compatible = "apple,s5l-uart"; reg = <0x2 0x0a600000 0x0 0x4000>; From patchwork Sun Dec 22 17:52:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nick Chan X-Patchwork-Id: 13918253 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id CE36BE7718D for ; Sun, 22 Dec 2024 18:06:01 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=z/0ozbwgqLpSEC7BNfh+14HxpMViab/4nt5SwTR3z10=; b=IVJTDWsHr3j77bmawoDwMCYMeO NPURoEeeWbx36LauuUl0x2BMiCz2fxpQ8wx3Ge/9tk6sXPhuQDiw/1LT5JRYYcTh2MuBReY6ronbC G44XuBUa5cgIEegHwq9SAib4LzgHRkuyiZcPHWBBslSU079LkHbcn+D37zFpEyRmDHHV92QfHICKq IlMUqVtuJC1HKpy9Jq+oI9s22g5+QU2k9W0t5OJ8tIMIfCj2xGLj4QhtNrNv/Z240HTy8Vzx2gV5X OHVYYJOazn78skLTHds8fZgNKxHq6osm27NWVJf884x7zSjnFt4pm3eYt0j0gpjeJrZg3NeocI3ET iYM6aDmw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tPQKu-00000008f8l-0tS3; Sun, 22 Dec 2024 18:05:52 +0000 Received: from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tPQ9H-00000008drf-1nIn for linux-arm-kernel@lists.infradead.org; Sun, 22 Dec 2024 17:53:52 +0000 Received: by mail-pl1-x631.google.com with SMTP id d9443c01a7336-21675fd60feso41300255ad.2 for ; Sun, 22 Dec 2024 09:53:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1734890031; x=1735494831; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=z/0ozbwgqLpSEC7BNfh+14HxpMViab/4nt5SwTR3z10=; b=np4lvUqu6isf/LfOk7FrlNDWeLSNhal8SzGPcEU+y9UAPVLjz2B3nG1NuKfGw5B4Ea opHys+f9DdZbsBzOQMlg8B6jYiDFa0RgnzIBVRAU4lPAv0vdE6w77zJqwjIVydCeqcy2 mkNqG5updS1J2OK8BCw5X84NLD4jfFxjQMC3pS4Ofrp6U+2/m3YObkpi86cUjICn9m4u pa76/cyiPk7pH9K/34iv9bZ3VvkNc3eBWeudjMqljUNOeh7GfGw6f7mp99UXzvvIEboH v/x3DfcNTUAOoiXS+JOPhOvHwfDHY7/3GvMUXPgDlyWa4U5VR5GeFxAVt7plIVm6PZol HMBQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734890031; x=1735494831; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=z/0ozbwgqLpSEC7BNfh+14HxpMViab/4nt5SwTR3z10=; b=HKMcKCupjni4ceGC4b1ReriDp/zhcOu43X50bDrCm1ZQIgwu4BNZKJwNowGXFTzc7Z TM9Bx9r5IwOLkcxtrbDVOnaK9H6JtcLFSLAb2fSCCvf920HzToYEapaekmCl1LUHSb+Z lw2SKTW9V3G1/ZjVbtJE85Ay1KwdM+KN0e4Zr2QbZo21FGR3dgnjF6gGBD0lOwftTYhm anE2opa8MMRh1NUxCf7Qn8e5GfM9u4/l2PIpQqccfDdzVYZATlfLbVi6MCt1JuNgigQz Q4s4HVj8U7L5zrgdBASLSiFa2fG/qf2+oBH/f7YyHtjqpiqdh5QnkIItGI4upMecmlKx XyKA== X-Forwarded-Encrypted: i=1; AJvYcCVopbJemdkpoaGn57GZVybchVdOeudW+6xdHBQY768KbhZTEfbijXDNd1QlHeWGBtFhB6XJ3iph9A9ATzXuMWLf@lists.infradead.org X-Gm-Message-State: AOJu0Yw6xJvgvzuRLR981x/LsfAuEh0VdGM54d7gPsgUP7HUn0Slqc3+ vfJNdlmj4/BxH/0piEQ12yoJJZxZr218IIUwi/XMsoKkDnC+UsKN X-Gm-Gg: ASbGncuQKeSehD9eG2+P/QZaWLrtkxmqqpAdjUnOdMKncGvHgR/CakXAVf7idMBSVdH 9w8au6ZK4DbsdGhzFuidJ76Ew5+xKeuaMLTDvt4wVm3Jh/uLj8CJ9YE/7cPaV/9x7u/3bqfWzjL 2CMcnZnhvyc+48AQ+SqQ+G659+ql6R9ZGGWp9X7ZTQwO3VZ2r0i9HtbjoKSH0U6fkEvuR8d7C6H IQwMGQUUPkd6l2SGoSWlyOGsgA/7ykwZZOePYMPwnp2R7hnXlHbCgXxJA== X-Google-Smtp-Source: AGHT+IH9Z25ox7c01rsb5rHxjzRde+7TgfHUfkTa1aO2FEH4mP2CeHiSwbC1+asK4GfWKXt5+iT0qg== X-Received: by 2002:a17:902:da81:b0:216:61d2:46b8 with SMTP id d9443c01a7336-219e6ea1c0cmr148322515ad.23.1734890030784; Sun, 22 Dec 2024 09:53:50 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-219dca04c33sm59503685ad.247.2024.12.22.09.53.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:53:50 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH 9/9] arm64: dts: apple: t8015: Add cpufreq nodes Date: Mon, 23 Dec 2024 01:52:09 +0800 Message-ID: <20241222175314.151437-10-towinchenmi@gmail.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20241222175314.151437-1-towinchenmi@gmail.com> References: <20241222175314.151437-1-towinchenmi@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241222_095351_476251_668C8D89 X-CRM114-Status: GOOD ( 10.57 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add cpufreq nodes for Apple A11 SoC. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t8015.dtsi | 123 +++++++++++++++++++++++++++ 1 file changed, 123 insertions(+) diff --git a/arch/arm64/boot/dts/apple/t8015.dtsi b/arch/arm64/boot/dts/apple/t8015.dtsi index 8828d830e5be..f93ce2c8b251 100644 --- a/arch/arm64/boot/dts/apple/t8015.dtsi +++ b/arch/arm64/boot/dts/apple/t8015.dtsi @@ -58,6 +58,9 @@ cpu_e0: cpu@0 { compatible = "apple,mistral"; reg = <0x0 0x0>; cpu-release-addr = <0 0>; /* To be filled by loader */ + performance-domains = <&cpufreq_e>; + operating-points-v2 = <&mistral_opp>; + capacity-dmips-mhz = <633>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -66,6 +69,9 @@ cpu_e1: cpu@1 { compatible = "apple,mistral"; reg = <0x0 0x1>; cpu-release-addr = <0 0>; /* To be filled by loader */ + performance-domains = <&cpufreq_e>; + operating-points-v2 = <&mistral_opp>; + capacity-dmips-mhz = <633>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -74,6 +80,9 @@ cpu_e2: cpu@2 { compatible = "apple,mistral"; reg = <0x0 0x2>; cpu-release-addr = <0 0>; /* To be filled by loader */ + performance-domains = <&cpufreq_e>; + operating-points-v2 = <&mistral_opp>; + capacity-dmips-mhz = <633>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -82,6 +91,9 @@ cpu_e3: cpu@3 { compatible = "apple,mistral"; reg = <0x0 0x3>; cpu-release-addr = <0 0>; /* To be filled by loader */ + performance-domains = <&cpufreq_e>; + operating-points-v2 = <&mistral_opp>; + capacity-dmips-mhz = <633>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -90,6 +102,9 @@ cpu_p0: cpu@10004 { compatible = "apple,monsoon"; reg = <0x0 0x10004>; cpu-release-addr = <0 0>; /* To be filled by loader */ + performance-domains = <&cpufreq_p>; + operating-points-v2 = <&monsoon_opp>; + capacity-dmips-mhz = <1024>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -98,11 +113,107 @@ cpu_p1: cpu@10005 { compatible = "apple,monsoon"; reg = <0x0 0x10005>; cpu-release-addr = <0 0>; /* To be filled by loader */ + performance-domains = <&cpufreq_p>; + operating-points-v2 = <&monsoon_opp>; + capacity-dmips-mhz = <1024>; enable-method = "spin-table"; device_type = "cpu"; }; }; + mistral_opp: opp-table-0 { + compatible = "operating-points-v2"; + + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-level = <1>; + clock-latency-ns = <1800>; + }; + opp02 { + opp-hz = /bits/ 64 <453000000>; + opp-level = <2>; + clock-latency-ns = <140000>; + }; + opp03 { + opp-hz = /bits/ 64 <672000000>; + opp-level = <3>; + clock-latency-ns = <105000>; + }; + opp04 { + opp-hz = /bits/ 64 <972000000>; + opp-level = <4>; + clock-latency-ns = <115000>; + }; + opp05 { + opp-hz = /bits/ 64 <1272000000>; + opp-level = <5>; + clock-latency-ns = <125000>; + }; + opp06 { + opp-hz = /bits/ 64 <1572000000>; + opp-level = <6>; + clock-latency-ns = <135000>; + }; +#if 0 + /* Not available until CPU deep sleep is implemented */ + opp07 { + opp-hz = /bits/ 64 <1680000000>; + opp-level = <7>; + clock-latency-ns = <135000>; + turbo-mode; + }; +#endif + }; + + monsoon_opp: opp-table-1 { + compatible = "operating-points-v2"; + + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-level = <1>; + clock-latency-ns = <1400>; + }; + opp02 { + opp-hz = /bits/ 64 <453000000>; + opp-level = <2>; + clock-latency-ns = <140000>; + }; + opp03 { + opp-hz = /bits/ 64 <853000000>; + opp-level = <3>; + clock-latency-ns = <110000>; + }; + opp04 { + opp-hz = /bits/ 64 <1332000000>; + opp-level = <4>; + clock-latency-ns = <110000>; + }; + opp05 { + opp-hz = /bits/ 64 <1812000000>; + opp-level = <5>; + clock-latency-ns = <125000>; + }; + opp06 { + opp-hz = /bits/ 64 <2064000000>; + opp-level = <6>; + clock-latency-ns = <130000>; + }; + opp07 { + opp-hz = /bits/ 64 <2304000000>; + opp-level = <7>; + clock-latency-ns = <140000>; + }; +#if 0 + /* Not available until CPU deep sleep is implemented */ + opp08 { + opp-hz = /bits/ 64 <2376000000>; + opp-level = <8>; + clock-latency-ns = <140000>; + turbo-mode; + }; +#endif + }; + soc { compatible = "simple-bus"; #address-cells = <2>; @@ -110,6 +221,18 @@ soc { nonposted-mmio; ranges; + cpufreq_e: performance-controller@208e20000 { + compatible = "apple,t8015-cluster-cpufreq", "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x08e20000 0 0x1000>; + #performance-domain-cells = <0>; + }; + + cpufreq_p: performance-controller@208ea0000 { + compatible = "apple,t8015-cluster-cpufreq", "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x08ea0000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@22e600000 { compatible = "apple,s5l-uart"; reg = <0x2 0x2e600000 0x0 0x4000>;