From patchwork Tue Dec 24 04:25:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13919686 Received: from mail-lf1-f47.google.com (mail-lf1-f47.google.com [209.85.167.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B0FA1487D5 for ; Tue, 24 Dec 2024 04:25:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735014325; cv=none; b=QqfuCp7o68xr2AGdCELgaG3X9xI1cz6fRDPkMswNhHW6mOVuOEqX7YPvSqZ111vJhEVfGTSLldWlVwX/BCg7dD/1ZqwBOJlHTkaY+vrK8EwTuVYpOrK/TSIx7TbWIpVUCR5Y4hQWGhUfFLIaASwkABgggDO0bHq0ptetEno9GnI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735014325; c=relaxed/simple; bh=lTr2DRIVQ/vw/WOccbgEKc0Bgfl3SUf0BOqQzdNe4NY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FNSYckDKv1riB50NXboUmd03x/wOKPd41QmF6Z38gitqoaMSZCEUUapDwUPZe7/zY1wCZNv0J691QXoIBCvgUaRMfeeBsLba3qxeqxG6jw6k4mXsRx/GOtJvTN7i5NXAE0+IuRZDWUxF/IVhteJz9rvE2XUP/vt04p0n4RdAevo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Do/n1NUJ; arc=none smtp.client-ip=209.85.167.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Do/n1NUJ" Received: by mail-lf1-f47.google.com with SMTP id 2adb3069b0e04-53e384e3481so4450788e87.2 for ; Mon, 23 Dec 2024 20:25:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1735014322; x=1735619122; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZxKRLp9w0TqXczLTu9OC4Th0gSsjMx67iDgxXuWVgpI=; b=Do/n1NUJ68/d5IjUoOvlMDqI7d/u27pJCjMUs//pQaq26gU8LdLUyRIKGNBhM060LP zt3N1Vs0rNIsSE2fobmLssN+EGVwMbxU71C4DZqYhhWk5S5lly0xxUBwWelIdWnE8SXA pg7hbxEXERtiVrrwcxtapXluAKQu4Dm/IsobTHlW4dNKV2EoaMuUg643P7hCQDjQyBYd viAD9oCjgcAzpgQ5GzWs8IFw3qbYnS5+s7iU5bOxnjQPKuawq+pZeZS4MrnfiZ8WWzFF NCNwRXaVGWS4icTt/RB8MNJYmPN2x0KgCBRvA0bs7ss95ICuK/0hMiwjBUJR7a6FFqRG p14Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735014322; x=1735619122; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZxKRLp9w0TqXczLTu9OC4Th0gSsjMx67iDgxXuWVgpI=; b=uXUNXJk7oDQSWAVpVmrrD7HNW47fV7xH7+lQritIOP+CT5hb+ypJEFgaRzTsB534TU 4g3kzAKDUuEoo2v/l6VWOeU3RyiK+9cx7hx+gWidUkWdM5tiBcgTi+UvqfsQypahO27q +8WCRKuBcRH/wrqJST0tsguYywV7nEZXlskddJl9FFx+Fvg18x4y3rE1vWw5ZmudWzSL aKVLlB4BJU3Umk/UXD8nhZLzi2oKuW/HLWB3YlhWcs/BSnf6Hk/8ZaetuBIq7ov/Z7ds kee4zd6KORJgBzZ/exvFKHm8KnI3hujk0vCQxZGu+wWBEcyC97oa7ivpBx07SM43I2Hr HflA== X-Gm-Message-State: AOJu0YyQpWniy7hUDMxv7FH0+ajMPTUe00TQ6fotwd56A2VTzdfmW28j rIFBI8p7ptCOUw9AoK3BtP6b/2bpYhwI/oOBKwZB1u+lyFIWw275TnjN1PagfpuicM5LqexZ54b L X-Gm-Gg: ASbGncvxP0oBg34V7viYBPkimpCBJAxSAt4e4cK7GagA3T2gLrLLC/j2Z3IGJrDr2SD DTVBL1TQiq0HdclKCoxIozcKPFvAf5DrPUKn8M7yQxeUo4vIF5YxTYOUUWGwoRUWyRAGTMClWDE WHvAclTYWku7fNCGXUmwJi0ef8oyzyB8RcwxCJJOWPek8BYY4b2f5a1Bj2vDP4VqxHWw7g4H/Nf tudKZAtc9y/tOcHcUKHHxwzl+72iBgGj562vLKecX21R//bAW9ju9ZYCGvEPjhr X-Google-Smtp-Source: AGHT+IFzxPw0Ov30kcrG02IRmr8rlFm7Lw6T4TOohgvTbpNyR56xqT24steHLGTW/oS4XtQSq8atmA== X-Received: by 2002:a05:6512:114f:b0:540:1d37:e6e with SMTP id 2adb3069b0e04-542295434f9mr5272634e87.33.1735014322233; Mon, 23 Dec 2024 20:25:22 -0800 (PST) Received: from umbar.lan ([192.130.178.90]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-542248cc8e3sm1467277e87.103.2024.12.23.20.25.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Dec 2024 20:25:20 -0800 (PST) From: Dmitry Baryshkov Date: Tue, 24 Dec 2024 06:25:17 +0200 Subject: [PATCH 1/4] drm/msm/dpu: rename CDM block definition Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20241224-dpu-add-cdm-v1-1-7aabfcb58246@linaro.org> References: <20241224-dpu-add-cdm-v1-0-7aabfcb58246@linaro.org> In-Reply-To: <20241224-dpu-add-cdm-v1-0-7aabfcb58246@linaro.org> To: Rob Clark , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3191; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=lTr2DRIVQ/vw/WOccbgEKc0Bgfl3SUf0BOqQzdNe4NY=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQ3qW+dpHrnUxh0Nl+RgLv95RFm5tUP9bFPP3Wn3i9f+3r vJ3mLzrZDRmYWDkYpAVU2TxKWiZGrMpOezDjqn1MINYmUCmMHBxCsBEDsmy/zNqEvt0e6HcZ81F Tt55jqvjfKRtuNZ8WHfnkajEImbTHqtMlcqwbZ7fGn9nqjvmbJj8fsu/CadLUvL0iqvSjbkv2y1 ft4LT0tZlt6G3RILHnQU529rKdDPd/vN1/O0y3VN7x6VQYuvam1x1oaxV643LAwqeHD3RGmkSEx nIc3Ra5VmNyez5BqstN5TlL960sXfTtUuWjNfMo2W2X/3wOzGmVMf0ynJPK4HQvqXTDN1CFCMXa 81fcvN7vsgEmbjEiqcLBJyEeSIN/qXU9O15E+a5UuhKUrCIbFnE1LKwH4IGiZwiCwRn/Ysr0dzS oc12YCVLalDHheemJm4lJSW/rxS07Rdb7yL3a0b75GUA X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A The CDM block is not limited to SC7280, but it is common to all platforms that are known up to this point. Rename it from sc7280_cdm to dpu_cdm_0. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h | 2 +- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h | 2 +- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h | 2 +- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 2 +- 4 files changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h index a57d50b1f0280776bb95f55b8fce9aa8259d7041..b04375e18d07ff2dbbd7187e139e9cb8cf9c531f 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h @@ -384,7 +384,7 @@ const struct dpu_mdss_cfg dpu_sm8250_cfg = { .mdss_ver = &sm8250_mdss_ver, .caps = &sm8250_dpu_caps, .mdp = &sm8250_mdp, - .cdm = &sc7280_cdm, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm8250_ctl), .ctl = sm8250_ctl, .sspp_count = ARRAY_SIZE(sm8250_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h index 2f153e0b5c6a9e319657b99aa0954d9b190fe724..7dd423ff76a55e0828b8a859ed91deb4b189061c 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h @@ -248,7 +248,7 @@ const struct dpu_mdss_cfg dpu_sc7280_cfg = { .mdss_ver = &sc7280_mdss_ver, .caps = &sc7280_dpu_caps, .mdp = &sc7280_mdp, - .cdm = &sc7280_cdm, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sc7280_ctl), .ctl = sc7280_ctl, .sspp_count = ARRAY_SIZE(sc7280_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h index 907b4d7ceb470b0391d2bbbab3ce520efa2b3263..99e3b373a8a8fe823a79916a65955ac5f611afbe 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h @@ -458,7 +458,7 @@ const struct dpu_mdss_cfg dpu_sa8775p_cfg = { .mdss_ver = &sa8775p_mdss_ver, .caps = &sa8775p_dpu_caps, .mdp = &sa8775p_mdp, - .cdm = &sc7280_cdm, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sa8775p_ctl), .ctl = sa8775p_ctl, .sspp_count = ARRAY_SIZE(sa8775p_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c index 0b342c043875f3329a9f71c5e751b2244f9f5ef7..0e386875c9cfd00f6f3b20edb2d76a81b38b8def 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -507,7 +507,7 @@ static const struct dpu_dsc_sub_blks dsc_sblk_1 = { /************************************************************* * CDM block config *************************************************************/ -static const struct dpu_cdm_cfg sc7280_cdm = { +static const struct dpu_cdm_cfg dpu_cdm_0 = { .name = "cdm_0", .id = CDM_0, .len = 0x228, From patchwork Tue Dec 24 04:25:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13919687 Received: from mail-lf1-f51.google.com (mail-lf1-f51.google.com [209.85.167.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B467814E2C2 for ; Tue, 24 Dec 2024 04:25:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735014328; cv=none; b=eISLGgjAMNBF8DFWdoSySd/VhuXXr/gOtARxUrzoynzNIYi9tyOJKTpMCqYPba3Dls/JO4Mvh+ETLgK7PtGXjg+BIaHnGVcw/gOnWg27cVqsZZyqPWkOMwaJo9wLEHjrPObeK/+uBLNoU1UikDLFIXQW+4kvM1fBSpXGXrBGTV8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735014328; c=relaxed/simple; bh=ZXxgbzMdqtz5oJuqlyyNFT3oACaXQzTXc450XsuBBWo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=f8RKiEVWu1mip5YtfCAodHdfz22evsem2oVnJwTubB72xQSU0ETDqaGaLH2NHVv6x1cF6hjgRqSrDzx4t/PqjQnzQ4yyDU8k9pjJNGYd3Z4Sa+rfHqAG9gwae35S0YngPZiJ5JspShZHEeSCbFlhDEQY3rXTq3AfGIPXSDgV6OM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=T+Dnv0A+; arc=none smtp.client-ip=209.85.167.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="T+Dnv0A+" Received: by mail-lf1-f51.google.com with SMTP id 2adb3069b0e04-53e399e3310so5728240e87.1 for ; Mon, 23 Dec 2024 20:25:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1735014325; x=1735619125; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=857EsT01ECbPhK+ioiRWQ8g1TSEtk3nEPihtdgryD7Y=; b=T+Dnv0A+FeP1MIKEPmnhE5VNikItD03Qmljba54jkfQGzIkaVq7JfQoExaRWo2k14J MqHpW8iJjIUMJMNelH7+KfCqFYDz4mwuB8kY6uvqQ7tKu1FddpEZULFCb+TF1UXrl8uv 0qAG7TwTEjCDtNOIC9L6Oh0rN35wABreaOjqlsPlQ04ae1biAzY32kH5mhZqbqTOIhlt ZrcMQfW5FBRFfF6yTlLjG5cdA2HxFG68N806qYg5xzfrOo5e3hjP2fVX+Z57z6wMlvei WkhAsZLQJh3/IiiMmrsk0ATCk2Swa43Le0mtCH3m64J0N8OZs9PeN4b9azdQ7gFOpRxf Z1MA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735014325; x=1735619125; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=857EsT01ECbPhK+ioiRWQ8g1TSEtk3nEPihtdgryD7Y=; b=wUjwj9ZpYOXEmjKua0M39tJzKph0HGCSncY+KuSdxWLTyHSvVtODLz9Wb1Vi8IowGJ xh6a1VaMlEMC9/fqNrJj/ZqvUyUeC83Wx3LBxs8vcNdoAwiyULxwvQXvwqbK0CbTPf1/ lTf4xdEacYTDFp2OTIx/B/Ny/TjDIFiQhIC7HNptyIekB40W1QSz2Hy1sQXxXyMImQl9 ZpqWrOBnxkPU1ajZrZgZ0qggb4U7EwSC1bmQj36Y9R0NMMJr1QtHTkPzpdOMOF3eX6m6 W2J7fsiwUMlBKy1nrkXw1+AyeIpSDg5rPk6d8DuNRxjnUiuzzf4IIxzKuDUI7mbtEaXN G3aQ== X-Gm-Message-State: AOJu0YxpJgDzy5iPsDQycIt8KAEnOW7wQhsbZbWaiks3dCdqd/bC8Q7h YAEbAhlZTqsO/4ikvpBoQCLOMqte457rlgabrnosyZkVCe0y1DqPLYuHuVD08Ic= X-Gm-Gg: ASbGnctLGCVTgxnocZJfZiEBPKWhh3/gFBPlmMC3RW7Yt0vcg2z08cXqJyp7Yozl9li 7iloJvrsQD9Tu3ucjUJMHmV7Q+GF4pOotKKpTO/WrHD5T8ObXLrDIa6wft0BYB2kNuIxR8gWf5R w+/ty9RtgPiNdZjDO+Bd/fZfPQ2lw5E8Pd+1REI1bf2nZBvYo/6EkAlHFMnsJiqXy6i+A8HO1Wv ue4yaLstbo/b/TdT4AwLaNozsmZ5UTcel6rF+KW7pF6kPiTReE/nmud4tLqGOed X-Google-Smtp-Source: AGHT+IF8ma4sG7lSVR9UTofsmyM/1XLKfAoMakvJaJM5YLPkSH3bsTdJo9tiXjCDDCxv9oZ3I1d7jQ== X-Received: by 2002:a05:6512:39cc:b0:53e:94f9:8c86 with SMTP id 2adb3069b0e04-5422956026dmr5349411e87.35.1735014324854; Mon, 23 Dec 2024 20:25:24 -0800 (PST) Received: from umbar.lan ([192.130.178.90]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-542248cc8e3sm1467277e87.103.2024.12.23.20.25.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Dec 2024 20:25:23 -0800 (PST) From: Dmitry Baryshkov Date: Tue, 24 Dec 2024 06:25:18 +0200 Subject: [PATCH 2/4] drm/msm/dpu: enable CDM_0 for all DPUs which are known to have it Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20241224-dpu-add-cdm-v1-2-7aabfcb58246@linaro.org> References: <20241224-dpu-add-cdm-v1-0-7aabfcb58246@linaro.org> In-Reply-To: <20241224-dpu-add-cdm-v1-0-7aabfcb58246@linaro.org> To: Rob Clark , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=14089; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=ZXxgbzMdqtz5oJuqlyyNFT3oACaXQzTXc450XsuBBWo=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBnajetUD6q25zFFDMXHQDWn9S7ZhGG+L+e2pnHn XU/VAgaD3qJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZ2o3rQAKCRCLPIo+Aiko 1YFZCACqb+Ni3s/N1lHN1rntXb3CldaE8JwoVWq89QNCYS8zzQVWLzhZBAC1SIqExyXrJ1LqmTs 22+F8lbaipT76nYzgcmzSBZbjjkbwA8WNvzGy0qlFPzzOCj5B17U6Y9CkRXBF6P5MrEUqkW/GBc seJNpDIbUlyhFO+Svb8WPS9ZQ27y4d/NuXBx168PURiuRfj/m3+cyw7WAkdY/6k+hO4EDBxwNEP EDJ5zrhrCdDhs/L8n3bXkrNha5VZYGeFAzl+AVbcZ3gUOebcQG6yAWcDU69YaNCSdeG3UCb7uOk RTB6vziIY1J57xUKidFsCJABkfte5hzDSK13gYdZ7VrLCidf X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A Enable the CDM_0 block on all DPU generations which have the CDM block documented in the vendor dtsi file. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_1_sdm670.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h | 1 + drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h | 1 + 20 files changed, 20 insertions(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h index eb5dfff2ec4f48d793f9d83aafed592d0947f04b..581c9bb4b193280fd6b7c8cc4e3ef8b2e9e95dfb 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h @@ -431,6 +431,7 @@ const struct dpu_mdss_cfg dpu_sm8650_cfg = { .mdss_ver = &sm8650_mdss_ver, .caps = &sm8650_dpu_caps, .mdp = &sm8650_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm8650_ctl), .ctl = sm8650_ctl, .sspp_count = ARRAY_SIZE(sm8650_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h index ab3dfb0b374ead36c7f07b0a77c703fb2c09ff8a..f6ee09a148c214bce7bae2c7df868d95c4cf9833 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h @@ -190,6 +190,7 @@ const struct dpu_mdss_cfg dpu_msm8937_cfg = { .mdss_ver = &msm8937_mdss_ver, .caps = &msm8937_dpu_caps, .mdp = msm8937_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(msm8937_ctl), .ctl = msm8937_ctl, .sspp_count = ARRAY_SIZE(msm8937_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h index 6bdaecca676144f9162ab1839d99f3e2e3386dc7..06c8e2226276e4e704852ca542272f61775c899e 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h @@ -167,6 +167,7 @@ const struct dpu_mdss_cfg dpu_msm8917_cfg = { .mdss_ver = &msm8917_mdss_ver, .caps = &msm8917_dpu_caps, .mdp = msm8917_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(msm8917_ctl), .ctl = msm8917_ctl, .sspp_count = ARRAY_SIZE(msm8917_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h index 14f36ea6ad0eb61e87f043437a8cd78bb1bde49c..6e5290024274446519f4d5ce3558a861781f82d6 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h @@ -198,6 +198,7 @@ const struct dpu_mdss_cfg dpu_msm8953_cfg = { .mdss_ver = &msm8953_mdss_ver, .caps = &msm8953_dpu_caps, .mdp = msm8953_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(msm8953_ctl), .ctl = msm8953_ctl, .sspp_count = ARRAY_SIZE(msm8953_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h index 491f6f5827d151011dd3f74bef2a4b8bf69591ab..586ab170c375540d95a19d9f8cf424d0735a29c3 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h @@ -316,6 +316,7 @@ const struct dpu_mdss_cfg dpu_msm8996_cfg = { .mdss_ver = &msm8996_mdss_ver, .caps = &msm8996_dpu_caps, .mdp = msm8996_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(msm8996_ctl), .ctl = msm8996_ctl, .sspp_count = ARRAY_SIZE(msm8996_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h index 64c94e919a69804599916404dff59fa4a6ac6cff..298c6874957fbb4d369a191cc5fbc28f4499dafb 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h @@ -302,6 +302,7 @@ const struct dpu_mdss_cfg dpu_msm8998_cfg = { .mdss_ver = &msm8998_mdss_ver, .caps = &msm8998_dpu_caps, .mdp = &msm8998_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(msm8998_ctl), .ctl = msm8998_ctl, .sspp_count = ARRAY_SIZE(msm8998_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h index 424815e7fb7dd858448bd41b5368b729373035f8..2074d18c367589a8f54f58368a7f072ff5a213ba 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h @@ -269,6 +269,7 @@ const struct dpu_mdss_cfg dpu_sdm660_cfg = { .mdss_ver = &sdm660_mdss_ver, .caps = &sdm660_dpu_caps, .mdp = &sdm660_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sdm660_ctl), .ctl = sdm660_ctl, .sspp_count = ARRAY_SIZE(sdm660_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h index df01227fc36468f4945c03e767e1409ea4fc0896..d5011e1a690389db7f99672b9313b44b07e914b6 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h @@ -205,6 +205,7 @@ const struct dpu_mdss_cfg dpu_sdm630_cfg = { .mdss_ver = &sdm630_mdss_ver, .caps = &sdm630_dpu_caps, .mdp = &sdm630_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sdm630_ctl), .ctl = sdm630_ctl, .sspp_count = ARRAY_SIZE(sdm630_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h index 72bd4f7e9e504c771d999dcf6277fceb169cffca..2f82cd346456d0f2334f1f47a9b2b7e33464eb92 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h @@ -319,6 +319,7 @@ const struct dpu_mdss_cfg dpu_sdm845_cfg = { .mdss_ver = &sdm845_mdss_ver, .caps = &sdm845_dpu_caps, .mdp = &sdm845_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sdm845_ctl), .ctl = sdm845_ctl, .sspp_count = ARRAY_SIZE(sdm845_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_1_sdm670.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_1_sdm670.h index cbbdaebe357ec4a82a3c3d950aa13792a1fb2d6e..ac1fd7608dbe5ef76ecb9b27706bb23cf10773e4 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_1_sdm670.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_1_sdm670.h @@ -84,6 +84,7 @@ const struct dpu_mdss_cfg dpu_sdm670_cfg = { .mdss_ver = &sdm670_mdss_ver, .caps = &sdm845_dpu_caps, .mdp = &sdm670_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sdm845_ctl), .ctl = sdm845_ctl, .sspp_count = ARRAY_SIZE(sdm670_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h index 6ccfde82fecdb4e3612df161814b16f7af40ca5f..9e6846dcf82eb0004b665389ab29cd25103cd482 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h @@ -386,6 +386,7 @@ const struct dpu_mdss_cfg dpu_sm8150_cfg = { .mdss_ver = &sm8150_mdss_ver, .caps = &sm8150_dpu_caps, .mdp = &sm8150_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm8150_ctl), .ctl = sm8150_ctl, .sspp_count = ARRAY_SIZE(sm8150_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h index bab19ddd1d4f97805c1bfba8ba6e117ae77c6c2e..084422182e89020dc64f01fd42c66a018cf02771 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h @@ -412,6 +412,7 @@ const struct dpu_mdss_cfg dpu_sc8180x_cfg = { .mdss_ver = &sc8180x_mdss_ver, .caps = &sc8180x_dpu_caps, .mdp = &sc8180x_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sc8180x_ctl), .ctl = sc8180x_ctl, .sspp_count = ARRAY_SIZE(sc8180x_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h index 2fe674d1e05988f39f66a01fedee96113437ea65..d5e595800b9a50e414e1b7df301cacd9858510b9 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h @@ -309,6 +309,7 @@ const struct dpu_mdss_cfg dpu_sm7150_cfg = { .mdss_ver = &sm7150_mdss_ver, .caps = &sm7150_dpu_caps, .mdp = &sm7150_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm7150_ctl), .ctl = sm7150_ctl, .sspp_count = ARRAY_SIZE(sm7150_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h index 621a2140f675fa28b3a7fcd8573e59b306cd6832..d9979f2459c3d204a68e9e81cfd842f59db0072f 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h @@ -234,6 +234,7 @@ const struct dpu_mdss_cfg dpu_sm6150_cfg = { .mdss_ver = &sm6150_mdss_ver, .caps = &sm6150_dpu_caps, .mdp = &sm6150_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm6150_ctl), .ctl = sm6150_ctl, .sspp_count = ARRAY_SIZE(sm6150_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h index d039b96beb97cfeda629ef2546902f7281c53543..72f72b8632aded2a289f56caa10a181911229b36 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h @@ -216,6 +216,7 @@ const struct dpu_mdss_cfg dpu_sm6125_cfg = { .mdss_ver = &sm6125_mdss_ver, .caps = &sm6125_dpu_caps, .mdp = &sm6125_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm6125_ctl), .ctl = sm6125_ctl, .sspp_count = ARRAY_SIZE(sm6125_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h index 7382ebb6e5b2a0c1190e914fb593da93879c0d9a..8fd799a4eb4ddd1ade45a8f056faf7aa961148b9 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h @@ -204,6 +204,7 @@ const struct dpu_mdss_cfg dpu_sc7180_cfg = { .mdss_ver = &sc7180_mdss_ver, .caps = &sc7180_dpu_caps, .mdp = &sc7180_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sc7180_ctl), .ctl = sc7180_ctl, .sspp_count = ARRAY_SIZE(sc7180_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h index 0502cee2f116e8ce24a0daf995f46b1d693aacaa..cdd3c7a9e273a8a10a1647c8757e2d270db6c962 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h @@ -222,6 +222,7 @@ const struct dpu_mdss_cfg dpu_sm6350_cfg = { .mdss_ver = &sm6350_mdss_ver, .caps = &sm6350_dpu_caps, .mdp = &sm6350_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm6350_ctl), .ctl = sm6350_ctl, .sspp_count = ARRAY_SIZE(sm6350_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h index aced16e350daa1bf5d24078b2468b5095a40ce07..eb29ba58e765e823d252f2178bf4a6ff65bf2da7 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h @@ -394,6 +394,7 @@ const struct dpu_mdss_cfg dpu_sm8350_cfg = { .mdss_ver = &sm8350_mdss_ver, .caps = &sm8350_dpu_caps, .mdp = &sm8350_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm8350_ctl), .ctl = sm8350_ctl, .sspp_count = ARRAY_SIZE(sm8350_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h index a1779c5597ae701496f21d3a8cb513189424a484..521cb89a7bf975d55374a520eefbac4a403e0f74 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h @@ -412,6 +412,7 @@ const struct dpu_mdss_cfg dpu_sm8450_cfg = { .mdss_ver = &sm8450_mdss_ver, .caps = &sm8450_dpu_caps, .mdp = &sm8450_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm8450_ctl), .ctl = sm8450_ctl, .sspp_count = ARRAY_SIZE(sm8450_sspp), diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h index ad48defa154f7d808c695860fd91e60bbb08f42a..135fe90aaef88cba21624e1f180e9a0e9adce751 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h @@ -405,6 +405,7 @@ const struct dpu_mdss_cfg dpu_sm8550_cfg = { .mdss_ver = &sm8550_mdss_ver, .caps = &sm8550_dpu_caps, .mdp = &sm8550_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sm8550_ctl), .ctl = sm8550_ctl, .sspp_count = ARRAY_SIZE(sm8550_sspp), From patchwork Tue Dec 24 04:25:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13919688 Received: from mail-lf1-f44.google.com (mail-lf1-f44.google.com [209.85.167.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DEA4156236 for ; Tue, 24 Dec 2024 04:25:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735014331; cv=none; b=FigN7ci1JU3c3gH1LxdGBoS0Cj3o5hs8MF+ycpPh9Y54fOsWEaqtAvJGXDxIhnmqHmjRxnNzZNueATi4Y70ZH3/XYAbaCGVZP28K4sbg2fx/HHD4E4XEB/8XuOM9tiik39p45UZ9550LIDmPfs0pE3ubLM1OeHghlMYRnJmrPV8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735014331; c=relaxed/simple; bh=7H7Miw4Y9xtaEfOBBtk2QI7k72SP13qbxE4Ugq17sLU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OtHhCUSPzqVKva8PLJ4TvqhtbjgZR+bgxsJd6JkmPZhbE+AubtYarKTH6Z3OlHRV2xQv+P1L0fjqjaBVnNGPpb0qgfU7ggC+B6DGk6eTlpOwylzKjw6DiIMBedbIXyNoJ6yP6QGu9n8DaGkjGF8tOgmAnqtA2MYnOxV9CU5Q5tM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=zcM7hA9A; arc=none smtp.client-ip=209.85.167.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="zcM7hA9A" Received: by mail-lf1-f44.google.com with SMTP id 2adb3069b0e04-53f757134cdso5300279e87.2 for ; Mon, 23 Dec 2024 20:25:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1735014327; x=1735619127; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=3CSDGB69QriY94B5b6A1T9MEsmUWimXhm8siF3IuBBA=; b=zcM7hA9AyBWh8dsaWE0hsUf9Xo8n8BJ/R6KTfBVmiMKLORJpJNVmXkGGO7AP6/omf7 OpKBy+I0l5eKZJeADbjX0Kfp77vMu7Xtfx+FbdfO6ygp34nVlzY6jTynGzsKtyP+iY+h o6V0d3GMoTvt1GJIT/wJVghlgxVnlKEt4RsLYnHma3A48pGnhxawLFYQIQSUQoto3wfh KthTH+U/Gstt2llPZar/SBrRv6vKTvCzUligyY8auvF5sqIZYep3qZoIWop/fuJ0w6ex wfUfdNlh1NT7cQgkO0HLBSGy/o/AwxYTSuUpude1fz9yREk3Hj0jQ1Xe7ERGytfTF4um JrPQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735014327; x=1735619127; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3CSDGB69QriY94B5b6A1T9MEsmUWimXhm8siF3IuBBA=; b=fki/3wQ2hVUoJValRDKREp/utuG1rhad2kSxGWbqQZORedLUTQs1o3d+rRvXFOKJDw 6LwCaMZDnTt8gnLC4jJOmDJzlR/fJnuGhifhFyFI/aj30uIAzG68nlSY0q/LR6ao2Lwr sREE3C9n3kE+4JGOhSOmLpW3u8s5D3i9a7HqbP+daywpu7B6jFSTcqPGYrkCcpkJi3PA CYCa0J/ZRG1y0E4b7f92irOMU3uFViClIlE0o5gXJjYX/s4xJrWDVWWzoMMhy/vwTDTT ZqXkO1SeudpPLl5I7sM2KimMG4S7dnV/tw9f6JdOqlXHuHHoiAL2hgMl3vxojgyv04+l 5okA== X-Gm-Message-State: AOJu0YyvwME1H9vH29J3C8x3Wqz//2P4arRHyXIdm+UmoM1yfTVQsz2J H9wgfBRHBTE7/Fg9SErPkPi+/OpTWkVBlyR9e+ImyrblOH4er+DrOAtcNZqFTdU= X-Gm-Gg: ASbGncuNlYJhUAppLqR6JJtJbAMSwZWtUMTA1S6u3mKiyHiWFDrbGZUoPDtRTuAd3dT HDiU1SQNjr/NwVcJM+in5o0QrxslpR6qMz2YeVWX8jVW+bwbakULvkQbcUjOnw4Mx/IsbLLCPI0 oVYCrqeLqDaJ/U8nPO0b/Jg9Lak8Ze7t3W1+1idh4r602H9pFyJVbmujla34eG+URpbktTQR1vS JBTps57TrK3/MHFrRHMa03zdCt2p2l0e6XB6iA2JRNAb1WLkmlRtbNPZ1mGasLu X-Google-Smtp-Source: AGHT+IFIMXnvY310fiuVucPefEzpRGs5Kpa2L9uUWMq4mZOqFrsrgLhrdOkMgkhW4cJzykbkMvG4tw== X-Received: by 2002:a05:6512:318e:b0:540:2ef4:9cd3 with SMTP id 2adb3069b0e04-54229533377mr4811759e87.20.1735014327301; Mon, 23 Dec 2024 20:25:27 -0800 (PST) Received: from umbar.lan ([192.130.178.90]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-542248cc8e3sm1467277e87.103.2024.12.23.20.25.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Dec 2024 20:25:26 -0800 (PST) From: Dmitry Baryshkov Date: Tue, 24 Dec 2024 06:25:19 +0200 Subject: [PATCH 3/4] drm/msm/dpu: enable CDM_0 for SC8280XP platform Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20241224-dpu-add-cdm-v1-3-7aabfcb58246@linaro.org> References: <20241224-dpu-add-cdm-v1-0-7aabfcb58246@linaro.org> In-Reply-To: <20241224-dpu-add-cdm-v1-0-7aabfcb58246@linaro.org> To: Rob Clark , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=917; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=7H7Miw4Y9xtaEfOBBtk2QI7k72SP13qbxE4Ugq17sLU=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBnajet5hOr2ZF19/TJ/9lFfZkAHlqBDSdoMxLSY 6Bx11ZzMSCJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZ2o3rQAKCRCLPIo+Aiko 1d8CCACrv88H28PCpd6FXnqQQwpcyYhVxMwZPrHp0Xsdy67xoQ0BoLVJtNlax8w3kbaiacfNyL0 3WmcBpDQOW4Abt91L3TaB7SKT3ra1SDXVIqGuCpnizwSdaGRGqf3VV2F6qkExOtf6lX3RXYEZyk N56ZOzY0j73b526EE8+5XQnoxHgRXN6r0ZCXwGBYG9MaS44A08Lu/D2+cpxB3NQBid1upYoRwut NGLNtD5LarpUcf7DQ7SPron0G3TxfHCkVyx/ZDCQUzbpTxJTnIsv6ivzgiJIHdhWl+54CHVnpka prrTUFR+tyXQ9lUSQVhMFiVcMsq51AYx8VbhfX6n+JaEpmGi X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A Enable CDM on the SC8280XP platform, allowing RGB to YUV conversion for the output. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h index 0d143e390eca964b1c81f835d0904a2079b0b941..e407cd8084923f5ac356130036f342c2794f3815 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h @@ -435,6 +435,7 @@ const struct dpu_mdss_cfg dpu_sc8280xp_cfg = { .mdss_ver = &sc8280xp_mdss_ver, .caps = &sc8280xp_dpu_caps, .mdp = &sc8280xp_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(sc8280xp_ctl), .ctl = sc8280xp_ctl, .sspp_count = ARRAY_SIZE(sc8280xp_sspp), From patchwork Tue Dec 24 04:25:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13919689 Received: from mail-lj1-f173.google.com (mail-lj1-f173.google.com [209.85.208.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6A4651714CF for ; Tue, 24 Dec 2024 04:25:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735014333; cv=none; b=feYL6yU1tUCHr1F35LCBqIniaaK3+a4V40O9pSX8YuGN98JI98RNqtqgHiOPPn9E7nsgZbXHCdDsgpqXKEjXsml7tzMsshUmXv0plyzPSzFU/pp8jkPWnUWplrrVehlIP/7ecPlZLTbADnGkIyckTaYjJQec/dsq55/guRi6j74= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735014333; c=relaxed/simple; bh=KMSI0SnihNz+eKL8svNhjt09BuUQq15nueRJ7bxyzZI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=sSdu511YPrcnHZeeiAAJ0jHpKkbryn8CENuvNyX2tQD+marsobOyQUjqcda/P1XycnGN01YUR40bTho5KkbDn4A8Qzr7R/1/4DCwXZDGXS6pgeNMl1NVXWG/NrWYfFGWWdrGqXDyH4T5DWyCblQluvCStksbT2Vo1TDomHPqGu0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=V4l5xEQR; arc=none smtp.client-ip=209.85.208.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="V4l5xEQR" Received: by mail-lj1-f173.google.com with SMTP id 38308e7fff4ca-30167f4c1deso45161431fa.1 for ; Mon, 23 Dec 2024 20:25:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1735014330; x=1735619130; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=aIe3XSZSGvLB3f3/ujUeMlqecW7y1Be2ynN7tMKIjvQ=; b=V4l5xEQRvpiUODW6oPBnNW3vDwLKacGyfAM4t0XpclMbmtJ9tpO5VevzAIt/2Sn96l DjMWTAJ9bt6+K8CnB+x/w4WR+jlVp6ZRZGI1nKJjjPgkoPkoxTh4cLcSnL/IEHjl87VN t+wsJeJBgBv3wXYj8/kx3pHnwhJmcCHoZIHqLIAdl0ytl94h83/VnBsmIdjkOmwY2uSt G3ZJPY7x3U8146aBB7gH4UqKvuyPdlHsupK8hWcs/dCsb2t80XaS+dNCNlYRhNi3Vumw 3ROFKTL+JGMnhzACImYseWbzmAHEG0B5aE2pp32ddCTJM8ZwTLVe9mPO6FhdmLgnAR5k 7m9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735014330; x=1735619130; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=aIe3XSZSGvLB3f3/ujUeMlqecW7y1Be2ynN7tMKIjvQ=; b=pqz5WvakYZCnwsziUHbpHwArCHAZe7I7i83xVlvGj1IXqIqZ6tyxuKj4fNW0MVo/g1 XLBT1gdsyiMdIG/YabXR+tliAg+fuNvp8tvCOzeSzpdKSmmRGufH0fQDQrXwDTrU5QUX CnbbJQd+cHgruSgjAdjK4Gg8U6xUdHk/0sS9gQW78qkJlIq9lkBYouT5uoy21r4VqKka pACvK0wC9QNDYjfqyowX2sPi6MLGBKo+/lAsXSWlQQ27hXKQXBs0l5m4NC8yqSIgNcgh OWQhSbDJifojYixlG6/WmM4QRYUxcE5EV2Vi4UFWBn+7JRtZdTOyRNagG8Ou65FGTEJM ZIvg== X-Gm-Message-State: AOJu0YwpSQ/+6YThMBRjliYyQF9NrK7nih8MB6xCXNcEXMkiryMj8EyU j0Imq3i5zxIDDH0sE/519dl6HFLIshOsPpgjMr+i3/EEEqeg4FtsOpWrizz3tNQ= X-Gm-Gg: ASbGncscEKZK8PnZOwx8JhGWVORr3c4Uevdtf+rrTxKZTtefWzoVyCoR7oEmE/mGzKl gynHMb+O+cgT3rDfCIt7rLFNV2OY7NH7A9w85lkNSC04jF0jCh7yOwImKr15o/dpICSGC5q2hET ZxJLOFjYEKS4fdwV8khMj6BuZwD2cjLwMvg073mritGctIdtJioVsRleq3btExJSQwJiyqsjjQo sx8KANd9Z/CEW8r/FDdxCtkRjzjKeRFwp7TsvBYhfpMKibY8J70i/2yUFWkMzra X-Google-Smtp-Source: AGHT+IEANYIDE0X04HPrjL1+BJxMZYcU3mesc3+IHhUPhdevtrVztipsqZxOVEXvb80N+0BF64sVBA== X-Received: by 2002:a05:6512:1254:b0:540:1e7e:ca80 with SMTP id 2adb3069b0e04-5422953fe81mr4835327e87.30.1735014329647; Mon, 23 Dec 2024 20:25:29 -0800 (PST) Received: from umbar.lan ([192.130.178.90]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-542248cc8e3sm1467277e87.103.2024.12.23.20.25.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Dec 2024 20:25:28 -0800 (PST) From: Dmitry Baryshkov Date: Tue, 24 Dec 2024 06:25:20 +0200 Subject: [PATCH 4/4] drm/msm/dpu: enable CDM_0 for X Elite platform Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20241224-dpu-add-cdm-v1-4-7aabfcb58246@linaro.org> References: <20241224-dpu-add-cdm-v1-0-7aabfcb58246@linaro.org> In-Reply-To: <20241224-dpu-add-cdm-v1-0-7aabfcb58246@linaro.org> To: Rob Clark , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=916; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=KMSI0SnihNz+eKL8svNhjt09BuUQq15nueRJ7bxyzZI=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBnajeuAZgwTwxlpoXDIuUeCt0MYa/XwinZFH7Is V1HGOb4/tSJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZ2o3rgAKCRCLPIo+Aiko 1TQTB/0bM54Hkjy2bhX0sAcbFXZBcXjKgYPmclx0ToTMTOmZOCVUQu+HKRfrxZlGs+Wgin2CssV OeOzklzqRbDLuhMzuAWOa51oIS/qZmNu2C5vQKo1LpEKcjSy/6ooJ/HFYVTTvyktbOCv7rNYmAG HXDCJOXPw/Y9d8Y8wM2anbaJykX0OUBt/j78PUVR8fAl/LxURxOzEPqfrD3RzHgANycgVmN+vFn HP5KBfhFEnge8uBJnyYo34lwdkAjhWw9jIxqRCi1pODx5yEj2MuDJVGx+qNlIahAaRKYTV3s0Kw HEhtbtwAuYXwQ63wuCZZv/SK/jibpysJvmGUXx08XEllQsI5 X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A Enable CDM on the X Elite platform, allowing RGB to YUV conversion for the output. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h index d61895bb396fb4287e9b41807a3bb0cdb25d4e25..e68f5e21f3bc7fb9e07f46d6b4e68eb03a825683 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h @@ -451,6 +451,7 @@ const struct dpu_mdss_cfg dpu_x1e80100_cfg = { .mdss_ver = &x1e80100_mdss_ver, .caps = &x1e80100_dpu_caps, .mdp = &x1e80100_mdp, + .cdm = &dpu_cdm_0, .ctl_count = ARRAY_SIZE(x1e80100_ctl), .ctl = x1e80100_ctl, .sspp_count = ARRAY_SIZE(x1e80100_sspp),