From patchwork Fri Dec 27 10:46:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pratyush Brahma X-Patchwork-Id: 13921679 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 687981F2C5A; Fri, 27 Dec 2024 10:47:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735296449; cv=none; b=GormBDOE3fqsBBJMFsqMPK6CSCEueIemQE/5yODlzY9KiRHSLyEM41muIVdwM1hRGwOH96XTHEtI05JYyPq+xRyICVj+Ogm6le/ylCOqcc/G90smOJBiU1MvjApomGcEsnB0og0DCmQZkEbz81R2FfC/7bjMTd/texR8h9e3z7s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735296449; c=relaxed/simple; bh=4qxpLP4BL6tnFXmvc1ewJEyMzQ9O02c+QH6fMlZmgt8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=l9WJaZB8/jArw5F7rf4/crll1BclqKeoL7Q76jos6zl2b7OM5NlFDj3AQBYDvXCKXmPAl4fC/fF0N9krDth8JQ2D+GDy9ABvApLEseWGtC+0HD2WWfTlSUnUn1Hya9fQj5dHdPouV8MpdmuEl1lC9Msj/uovUnxPW5zNh/AgbOQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ih3zLQwA; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ih3zLQwA" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BR7GkGk027353; Fri, 27 Dec 2024 10:47:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-type:date:from:in-reply-to:message-id:mime-version :references:subject:to; s=qcppdkim1; bh=LOvgMEoB5bX6iIAdGfJEOwGI oEGrnke43nrVMKJ/VC8=; b=ih3zLQwAxfx1QW4YYSy3blUCl5PNYQfKBlIOG3GC 3IqIvhbezhb8nnPOr72FZ9N5JCDyfwrb1ZNbGQTSoFhNEMKxV/tHD08uAe1hk75h CdmNF7ROnk9VJKjvbfuhCyapM+w3wj5BTRgR0bP8bKeSL9l2Y3ifSSfAFVtVej41 d4RKZbYbfMUeJg+UO18WAjt5uz0Y0lMuYctcbFtqLNIp8+6CZNienjDROvKSV/4m khUfgNOJcsQ30E0VYBG3itTHbree4yZPfB6GJgEw4OYH2gbiC2F3Z2O4VubP/GOd 9GL8gs03MVKB5VSSn/j6cPhywKeffncN7frY1zO6iEVHhw== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43sqq317yh-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 10:47:24 +0000 (GMT) Received: from nasanex01c.na.qualcomm.com (nasanex01c.na.qualcomm.com [10.45.79.139]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BRAlNtO014701 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 10:47:23 GMT Received: from hu-pbrahma-hyd.qualcomm.com (10.80.80.8) by nasanex01c.na.qualcomm.com (10.45.79.139) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 27 Dec 2024 02:47:20 -0800 From: Pratyush Brahma To: CC: , , , , , , , Pratyush Brahma Subject: [PATCH v2 1/2] dt-bindings: arm-smmu: Document QCS8300 GPU SMMU Date: Fri, 27 Dec 2024 16:16:50 +0530 Message-ID: <20241227104651.4531-2-quic_pbrahma@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20241227104651.4531-1-quic_pbrahma@quicinc.com> References: <20241227104651.4531-1-quic_pbrahma@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01c.na.qualcomm.com (10.45.79.139) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: YfowZIvJk9sb3n8MxXgiyQbVvVbKFyeQ X-Proofpoint-ORIG-GUID: YfowZIvJk9sb3n8MxXgiyQbVvVbKFyeQ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 suspectscore=0 mlxlogscore=787 phishscore=0 impostorscore=0 clxscore=1015 priorityscore=1501 adultscore=0 malwarescore=0 bulkscore=0 spamscore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412270090 Add the compatible for Qualcomm QCS8300 GPU SMMU. Add the compatible in the list of clocks required by the GPU SMMU and remove it from the list of disallowed clocks. Signed-off-by: Pratyush Brahma --- Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml index c1e11bc6b7a0..1a1b2263fe69 100644 --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml @@ -88,6 +88,7 @@ properties: items: - enum: - qcom,qcm2290-smmu-500 + - qcom,qcs8300-smmu-500 - qcom,sa8255p-smmu-500 - qcom,sa8775p-smmu-500 - qcom,sar2130p-smmu-500 @@ -393,6 +394,7 @@ allOf: compatible: contains: enum: + - qcom,qcs8300-smmu-500 - qcom,sa8775p-smmu-500 - qcom,sc7280-smmu-500 - qcom,sc8280xp-smmu-500 @@ -560,7 +562,6 @@ allOf: - marvell,ap806-smmu-500 - nvidia,smmu-500 - qcom,qcs615-smmu-500 - - qcom,qcs8300-smmu-500 - qcom,qdu1000-smmu-500 - qcom,sa8255p-smmu-500 - qcom,sc7180-smmu-500 From patchwork Fri Dec 27 10:49:38 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pratyush Brahma X-Patchwork-Id: 13921681 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 360241F12FF; Fri, 27 Dec 2024 10:50:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735296613; cv=none; b=GO6dbIC+DU6jiN3oLDd7NiyEhfr+j84/8cSegbLhQ/5mn4+hCYm/WYFE5rSAqW0gPtvpOE9I7JQVzKbUCO9VOHjfRdjqbVreVJ2o1lkhr8KcUWkJOrk7Agl47v2xmYm6CZVBuWbo1tPk34s7ReFeKrLT++ab+aZC95azIOyA9DU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735296613; c=relaxed/simple; bh=YeD3ARDh6ivKeO8bbEuAbBUC+nbRIBK1t0Mt3wTa5/w=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=cvL4mKDiEc0yoR2M7PfTru65TK4vJuD48eSvxsm0bxIWwMVE3txrEG5KxisG6FWqVVFUuBifxkRvc+9EfyJLzTvatOr0tNLGD12iRmazm3qxXoqdU7IHFuMrMmClIqg+gtHhPYzg4t05lfxudhciRmFsqUZYZZjR18EQb29lNvg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=UlUL8Lb+; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="UlUL8Lb+" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BR8HauC016289; Fri, 27 Dec 2024 10:50:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-type:date:from:message-id:mime-version:subject:to; s= qcppdkim1; bh=W4TEZhUiMCn2pPgRSfS0+6pVnQAG6uDTVUxunrRj7i0=; b=Ul UL8Lb+gjpd3pSgVRXGhDmnv2rXYqfw0ugAdhReGSWUC3m+SdoYrn8YXRYZOpTqrx 8Jnp+/Ew9UlzbCr2IOXKV5hsBEPknaVC9awq2iO9XaIXheYPZ1HrUgHFWTk4JhU9 0QwbE+Rhb9/jCve5iIiDldsZs1jEV/5ynJsTIsH7cZI48YEYUXty0mV42aizwH4R WnsE8iY9RF5MBBJHUXFr5hnp2NnduRmfuWYPn9g3lokxYucPGGPk8GRXrFUAX4cC 8YoY3T+pw2vSh1JXoErLYe4TXVrZboZ/nucs6gOIuBTiGJSFMvnc93GCrCNx8bBd 7m9Gz9YQzE2sqNJ9Eg/w== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43srkprx43-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 10:50:08 +0000 (GMT) Received: from nasanex01c.na.qualcomm.com (nasanex01c.na.qualcomm.com [10.45.79.139]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BRAo8fk014570 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 10:50:08 GMT Received: from hu-pbrahma-hyd.qualcomm.com (10.80.80.8) by nasanex01c.na.qualcomm.com (10.45.79.139) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 27 Dec 2024 02:50:05 -0800 From: Pratyush Brahma To: CC: , , , , , , , Pratyush Brahma Subject: [PATCH v2 2/2] arm64: dts: qcom: qcs8300: Add device node for gfx_smmu Date: Fri, 27 Dec 2024 16:19:38 +0530 Message-ID: <20241227104938.22948-1-quic_pbrahma@quicinc.com> X-Mailer: git-send-email 2.17.1 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01c.na.qualcomm.com (10.45.79.139) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: jT9rrISq2PgyX73pejWbUjaj8BSEBh0J X-Proofpoint-GUID: jT9rrISq2PgyX73pejWbUjaj8BSEBh0J X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 mlxscore=0 lowpriorityscore=0 adultscore=0 spamscore=0 impostorscore=0 phishscore=0 bulkscore=0 suspectscore=0 malwarescore=0 mlxlogscore=630 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412270087 Add the device node for gfx smmu that is required for gpu specific address translations. This patch depends on the patch series [1] posted by Imran Shaik adding the clock support for gpu. [1] https://lore.kernel.org/all/802d32f1-ff7e-4d61-83f1-f804ee1750ed@oss.qualcomm.com/ Signed-off-by: Pratyush Brahma --- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 37 +++++++++++++++++++++++++++ 1 file changed, 37 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qcom/qcs8300.dtsi index 80226992a65d..8eb688e2df0a 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi @@ -816,6 +816,43 @@ #power-domain-cells = <1>; }; + adreno_smmu: iommu@3da0000 { + compatible = "qcom,qcs8300-smmu-500", "qcom,adreno-smmu", + "qcom,smmu-500", "arm,mmu-500"; + reg = <0x0 0x3da0000 0x0 0x20000>; + #iommu-cells = <2>; + #global-interrupts = <2>; + dma-coherent; + + power-domains = <&gpucc GPU_CC_CX_GDSC>; + clocks = <&gcc GCC_GPU_MEMNOC_GFX_CLK>, + <&gcc GCC_GPU_SNOC_DVM_GFX_CLK>, + <&gpucc GPU_CC_AHB_CLK>, + <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>, + <&gpucc GPU_CC_CX_GMU_CLK>, + <&gpucc GPU_CC_HUB_CX_INT_CLK>, + <&gpucc GPU_CC_HUB_AON_CLK>; + clock-names = "gcc_gpu_memnoc_gfx_clk", + "gcc_gpu_snoc_dvm_gfx_clk", + "gpu_cc_ahb_clk", + "gpu_cc_hlos1_vote_gpu_smmu_clk", + "gpu_cc_cx_gmu_clk", + "gpu_cc_hub_cx_int_clk", + "gpu_cc_hub_aon_clk"; + interrupts = , + , + , + , + , + , + , + , + , + , + , + ; + }; + pmu@9091000 { compatible = "qcom,qcs8300-llcc-bwmon", "qcom,sc7280-llcc-bwmon"; reg = <0x0 0x9091000 0x0 0x1000>;