From patchwork Wed Jan 15 15:30:14 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sergio Paracuellos X-Patchwork-Id: 13940558 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DE7515575F; Wed, 15 Jan 2025 15:30:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955027; cv=none; b=P+m2AifakLO4ug2EZbUJynG9vZygU3AUIsHmE0PVHea3qSRl2KSW3Vh2K6FcG0TE3GdZbgehG/17bkxNBFBlx6mugwwE/lV275a4yk7fEG2pMUIP5c8AHEXNaAb6lkWKf36WcFryMq3TrWwgXASX+qvEhwCRt0wb0nxvFZ+IeIM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955027; c=relaxed/simple; bh=ObHWEl/yLa05sNIQqEqSiRb/9Iy9kwJaYLXfP1QE3FA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=RezfzVTdVAyY3rnYXtu3ZKuZnBdlh0zbxXx2a3Jr8XbZzivIJfsSIi43bHqM6W8fMXZvGDyMQamfok/aP9LYrrq4gsrDTeL6t42QWFGn/eXiGY3YOTZtzkdwpJPYNwo1MOce7VZ+nkrTWXEqJCGjncatRo8hz4Bhi0FxhxquoMM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=d29LB09u; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="d29LB09u" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-385e06af753so3510305f8f.2; Wed, 15 Jan 2025 07:30:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736955023; x=1737559823; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8OgjJVkHJ+1aDrFAnkiLcrzU2/n7FQoASHGwaNTQT9I=; b=d29LB09ucqHblSLPW67cSIc0UlsB+TbXhv1UG6l+FKuxOGITBGf0frvmchJXMhW3gF kcUsImDYJuB1u/WTHT0Z2wsgFool/G99cvPNIPPZhRxfFzdaDmLTGsI6+UfomRG7DnLV 3vGMnenUoptYAEXRQYcaePq5E/YqUY38YcJBOxs8vcvyqo/LOrPNbkC8LFxSIKylNQE/ 8Rb507+sqPeVdG0pP5FxfZoig9JaqQqWLjWDnAsswwzt22NXH53VzRXrGbf+rsVhFYOd De2uqTyZ74M9Y00HMrCshqzHRa0eq2z/dYDsTBDT0ZHqULG9xSwn2M7IbgWi3LoiW9uv kgtA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736955023; x=1737559823; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8OgjJVkHJ+1aDrFAnkiLcrzU2/n7FQoASHGwaNTQT9I=; b=PdBuAsUdeghkOj0n0UMnDR1blzu52wCiMh+HujmPI0KZTjnObRVTsHyDzdCwlhItrB reolJDsnRfmyc9CIIDZrelUnoj7Xtja0UYgBCK38k7X+D7giZ+zabk3RnqCS3h4IfziU 17VHMo9LCru1DjC/SiBAc67b34G+k1HKfzxY16L5QcrYkKfH14hT3rIkprhh1JSnXFmn urWhqfiw5UEzGqeq8E8D7m64wj9svvs1VNOoXMM+kXBLfKwbbfjNDTQ66TJ4wEFUzGvu dvKZS6n5mjzuIQkuqQmRzuxf+Iw+dgX/tOqXPLkbanWW5XYE/dxTHR3zK2WSrUj/ove1 HyXQ== X-Forwarded-Encrypted: i=1; AJvYcCWenCXHoeFjChOjg0iNPJP2wMDmZHjD/kv8MOYnfnI2w5lkws7y+KofYJ4hNY4MnP9EgJiMsjnqH6tubQ==@vger.kernel.org, AJvYcCWqxbvtljfRIgnzWk7rfyfka1bIMRn2zxSwz+VwJmst+8h4Ops2PJIJ6Rl0lnU56kiGcQxl9kJghxJD@vger.kernel.org, AJvYcCXoNCmko53P8sBIjfNim/pH9NBDZ1LAICphDUBOMnx5tZ5/HVGmasio39G/e9+Relg1zH+OB63DSbplBemf@vger.kernel.org X-Gm-Message-State: AOJu0YwNE1fhtSR9ItKgEQ3T6wwo3xRCKwQTQRc+rG0RpQJZc37ROjV2 vJXjqyc4PnFa/KBy2pOzLF756HMcyyUnkJrG98rqbH/nH7SOWpTGbS/liQ== X-Gm-Gg: ASbGncs7huYUSHId5nz5vx0HYuNhMVii0tPQjNiVZMhE9/2gLXfN5CbEpoev6oYFaaI tjK6On9GGrhLHlduJ5CxJgaYaSwGsvLjxwhh+Di6xsEhBqRwjGWDHr+eg0sciV8xFlg5/OrBM+v RdIkfs/3kh6ghVZNGzM9NgvC45yJrgkRgXK/rw/e7z5hlCqDCAQAaibYgUWN/3g0byF67nPciS7 1+55et4g8IiNmDz1w7dH2EVwFTOWr/RO+7HThDpzC5dXkKIbck3lDHD7XX+Uq28wSbk8MAnbqUX zDXFSrO3Wru2ks/9cwuaIthxDmKo/42QoVr4tI6JzUTnHJE= X-Google-Smtp-Source: AGHT+IHCzqx+txwvnI6HksRXoWKvDZ2iEiBx7CxMRAUq6vbmnCEEaLqDPdR/arcmW9sogQEBoyPDzw== X-Received: by 2002:a5d:64e2:0:b0:38b:e32a:10ab with SMTP id ffacd0b85a97d-38be32a13a4mr5604648f8f.9.1736955023181; Wed, 15 Jan 2025 07:30:23 -0800 (PST) Received: from localhost.localdomain (249.red-88-10-54.dynamicip.rima-tde.net. [88.10.54.249]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38bddbf50a2sm7440771f8f.43.2025.01.15.07.30.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jan 2025 07:30:22 -0800 (PST) From: Sergio Paracuellos To: linux-clk@vger.kernel.org Cc: sboyd@kernel.org, mturquette@baylibre.com, tsbogend@alpha.franken.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, p.zabel@pengutronix.de, linux-mips@vger.kernel.org, devicetree@vger.kernel.org, yangshiji66@outlook.com, linux-kernel@vger.kernel.org Subject: [PATCH 1/6] dt-bindings: clock: add clock and reset definitions for Ralink SoCs Date: Wed, 15 Jan 2025 16:30:14 +0100 Message-Id: <20250115153019.407646-2-sergio.paracuellos@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250115153019.407646-1-sergio.paracuellos@gmail.com> References: <20250115153019.407646-1-sergio.paracuellos@gmail.com> Precedence: bulk X-Mailing-List: linux-mips@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add clock and reset missing definitions for RT2880, RT305X, RT3352, RT3383, RT5350, MT7620 and MT76X8 Ralink SoCs. Update bindings to clarify clock and reset cells depending on these new introduced constants so consumer nodes can easily use the correct one in DTS files. Signed-off-by: Sergio Paracuellos --- .../bindings/clock/mediatek,mtmips-sysc.yaml | 18 ++- .../dt-bindings/clock/mediatek,mtmips-sysc.h | 130 +++++++++++++++ .../dt-bindings/reset/mediatek,mtmips-sysc.h | 152 ++++++++++++++++++ 3 files changed, 298 insertions(+), 2 deletions(-) create mode 100644 include/dt-bindings/clock/mediatek,mtmips-sysc.h create mode 100644 include/dt-bindings/reset/mediatek,mtmips-sysc.h diff --git a/Documentation/devicetree/bindings/clock/mediatek,mtmips-sysc.yaml b/Documentation/devicetree/bindings/clock/mediatek,mtmips-sysc.yaml index ba7ffc5b16a0..3d60e65836ed 100644 --- a/Documentation/devicetree/bindings/clock/mediatek,mtmips-sysc.yaml +++ b/Documentation/devicetree/bindings/clock/mediatek,mtmips-sysc.yaml @@ -18,6 +18,15 @@ description: | These SoCs have an XTAL from where the cpu clock is provided as well as derived clocks for the bus and the peripherals. + Each clock is assigned an identifier and client nodes use this identifier + to specify the clock which they consume. + + All these identifiers could be found in: + [1]: . + + Reset related bits are defined in: + [2]: . + properties: compatible: items: @@ -38,12 +47,14 @@ properties: '#clock-cells': description: - The first cell indicates the clock number. + The first cell indicates the clock number, see [1] for available + clocks. const: 1 '#reset-cells': description: - The first cell indicates the reset bit within the register. + The first cell indicates the reset bit within the register, see + [2] for available resets. const: 1 required: @@ -56,6 +67,9 @@ additionalProperties: false examples: - | + #include + #include + syscon@0 { compatible = "ralink,rt5350-sysc", "syscon"; reg = <0x0 0x100>; diff --git a/include/dt-bindings/clock/mediatek,mtmips-sysc.h b/include/dt-bindings/clock/mediatek,mtmips-sysc.h new file mode 100644 index 000000000000..a03335b0e077 --- /dev/null +++ b/include/dt-bindings/clock/mediatek,mtmips-sysc.h @@ -0,0 +1,130 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Author: Sergio Paracuellos + */ + +#ifndef _DT_BINDINGS_CLK_MTMIPS_H +#define _DT_BINDINGS_CLK_MTMIPS_H + +/* Ralink RT-2880 clocks */ + +#define RT2880_CLK_XTAL 0 +#define RT2880_CLK_CPU 1 +#define RT2880_CLK_BUS 2 +#define RT2880_CLK_TIMER 3 +#define RT2880_CLK_WATCHDOG 4 +#define RT2880_CLK_UART 5 +#define RT2880_CLK_I2C 6 +#define RT2880_CLK_UARTLITE 7 +#define RT2880_CLK_ETHERNET 8 +#define RT2880_CLK_WMAC 9 + +/* Ralink RT-305X clocks */ + +#define RT305X_CLK_XTAL 0 +#define RT305X_CLK_CPU 1 +#define RT305X_CLK_BUS 2 +#define RT305X_CLK_TIMER 3 +#define RT305X_CLK_WATCHDOG 4 +#define RT305X_CLK_UART 5 +#define RT305X_CLK_I2C 6 +#define RT305X_CLK_I2S 7 +#define RT305X_CLK_SPI1 8 +#define RT305X_CLK_SPI2 9 +#define RT305X_CLK_UARTLITE 10 +#define RT305X_CLK_ETHERNET 11 +#define RT305X_CLK_WMAC 12 + +/* Ralink RT-3352 clocks */ + +#define RT3352_CLK_XTAL 0 +#define RT3352_CLK_CPU 1 +#define RT3352_CLK_PERIPH 2 +#define RT3352_CLK_BUS 3 +#define RT3352_CLK_TIMER 4 +#define RT3352_CLK_WATCHDOG 5 +#define RT3352_CLK_UART 6 +#define RT3352_CLK_I2C 7 +#define RT3352_CLK_I2S 8 +#define RT3352_CLK_SPI1 9 +#define RT3352_CLK_SPI2 10 +#define RT3352_CLK_UARTLITE 11 +#define RT3352_CLK_ETHERNET 12 +#define RT3352_CLK_WMAC 13 + +/* Ralink RT-3883 clocks */ + +#define RT3883_CLK_XTAL 0 +#define RT3883_CLK_CPU 1 +#define RT3883_CLK_BUS 2 +#define RT3883_CLK_PERIPH 3 +#define RT3883_CLK_TIMER 4 +#define RT3883_CLK_WATCHDOG 5 +#define RT3883_CLK_UART 6 +#define RT3883_CLK_I2C 7 +#define RT3883_CLK_I2S 8 +#define RT3883_CLK_SPI1 9 +#define RT3883_CLK_SPI2 10 +#define RT3883_CLK_UARTLITE 11 +#define RT3883_CLK_ETHERNET 12 +#define RT3883_CLK_WMAC 13 + +/* Ralink RT-5350 clocks */ + +#define RT5350_CLK_XTAL 0 +#define RT5350_CLK_CPU 1 +#define RT5350_CLK_BUS 2 +#define RT5350_CLK_PERIPH 3 +#define RT5350_CLK_TIMER 4 +#define RT5350_CLK_WATCHDOG 5 +#define RT5350_CLK_UART 6 +#define RT5350_CLK_I2C 7 +#define RT5350_CLK_I2S 8 +#define RT5350_CLK_SPI1 9 +#define RT5350_CLK_SPI2 10 +#define RT5350_CLK_UARTLITE 11 +#define RT5350_CLK_ETHERNET 12 +#define RT5350_CLK_WMAC 13 + +/* Ralink MT-7620 clocks */ + +#define MT7620_CLK_XTAL 0 +#define MT7620_CLK_PLL 1 +#define MT7620_CLK_CPU 2 +#define MT7620_CLK_PERIPH 3 +#define MT7620_CLK_BUS 4 +#define MT7620_CLK_BBPPLL 5 +#define MT7620_CLK_SDHC 6 +#define MT7620_CLK_TIMER 7 +#define MT7620_CLK_WATCHDOG 8 +#define MT7620_CLK_UART 9 +#define MT7620_CLK_I2C 10 +#define MT7620_CLK_I2S 11 +#define MT7620_CLK_SPI1 12 +#define MT7620_CLK_SPI2 13 +#define MT7620_CLK_UARTLITE 14 +#define MT7620_CLK_MMC 15 +#define MT7620_CLK_WMAC 16 + +/* Ralink MT-76X8 clocks */ + +#define MT76X8_CLK_XTAL 0 +#define MT76X8_CLK_CPU 1 +#define MT76X8_CLK_BBPPLL 2 +#define MT76X8_CLK_PCMI2S 3 +#define MT76X8_CLK_PERIPH 4 +#define MT76X8_CLK_BUS 5 +#define MT76X8_CLK_SDHC 6 +#define MT76X8_CLK_TIMER 7 +#define MT76X8_CLK_WATCHDOG 8 +#define MT76X8_CLK_I2C 9 +#define MT76X8_CLK_I2S 10 +#define MT76X8_CLK_SPI1 11 +#define MT76X8_CLK_SPI2 12 +#define MT76X8_CLK_UART0 13 +#define MT76X8_CLK_UART1 14 +#define MT76X8_CLK_UART2 15 +#define MT76X8_CLK_MMC 16 +#define MT76X8_CLK_WMAC 17 + +#endif /* _DT_BINDINGS_CLK_MTMIPS_H */ diff --git a/include/dt-bindings/reset/mediatek,mtmips-sysc.h b/include/dt-bindings/reset/mediatek,mtmips-sysc.h new file mode 100644 index 000000000000..1bc6024b1f22 --- /dev/null +++ b/include/dt-bindings/reset/mediatek,mtmips-sysc.h @@ -0,0 +1,152 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Author: Sergio Paracuellos + */ + +#ifndef _DT_BINDINGS_RST_MTMIPS_H +#define _DT_BINDINGS_RST_MTMIPS_H + +/* Ralink RT-2880 resets */ + +#define RT2880_RST_SYS 0 +#define RT2880_RST_I2C 9 +#define RT2880_RST_FE 18 + +/* Ralink RT-305X resets */ + +#define RT305X_RST_SYS 0 +#define RT305X_RST_TIMER 8 +#define RT305X_RST_INTC 9 +#define RT305X_RST_MEMC 10 +#define RT305X_RST_PCM 11 +#define RT305X_RST_UART 12 +#define RT305X_RST_PIO 13 +#define RT305X_RST_DMA 14 +#define RT305X_RST_I2C 16 +#define RT305X_RST_I2S 17 +#define RT305X_RST_SPI 18 +#define RT305X_RST_UARTLITE 19 +#define RT305X_RST_WLAN 20 +#define RT305X_RST_FE 21 +#define RT305X_RST_OTG 22 +#define RT305X_RST_SW 23 + +/* Ralink RT-3352 resets */ + +#define RT3352_RST_SYS 0 +#define RT3352_RST_TIMER 8 +#define RT3352_RST_INTC 9 +#define RT3352_RST_MEMC 10 +#define RT3352_RST_PCM 11 +#define RT3352_RST_UART 12 +#define RT3352_RST_PIO 13 +#define RT3352_RST_DMA 14 +#define RT3352_RST_I2C 16 +#define RT3352_RST_I2S 17 +#define RT3352_RST_SPI 18 +#define RT3352_RST_UARTLITE 19 +#define RT3352_RST_WLAN 20 +#define RT3352_RST_FE 21 +#define RT3352_RST_UHST 22 +#define RT3352_RST_SW 23 +#define RT3352_RST_EPHY 24 +#define RT3352_RST_UDEV 25 +#define RT3352_RST_MIPS_CNT 28 + +/* Ralink RT-3883 resets */ + +#define RT3883_RST_SYS 0 +#define RT3883_RST_TIMER 8 +#define RT3883_RST_INTC 9 +#define RT3883_RST_MEMC 10 +#define RT3883_RST_PCM 11 +#define RT3883_RST_UART 12 +#define RT3883_RST_PIO 13 +#define RT3883_RST_DMA 14 +#define RT3883_RST_I2C 16 +#define RT3883_RST_I2S 17 +#define RT3883_RST_SPI 18 +#define RT3883_RST_UARTLITE 19 +#define RT3883_RST_WLAN 20 +#define RT3883_RST_FE 21 +#define RT3883_RST_UHST 22 +#define RT3883_RST_SW 23 +#define RT3883_RST_EPHY 24 +#define RT3883_RST_UDEV 25 +#define RT3883_RST_MIPS_CNT 28 + +/* Ralink RT-5350 resets */ + +#define RT5350_RST_SYS 0 +#define RT5350_RST_TIMER 8 +#define RT5350_RST_INTC 9 +#define RT5350_RST_MEMC 10 +#define RT5350_RST_PCM 11 +#define RT5350_RST_UART 12 +#define RT5350_RST_PIO 13 +#define RT5350_RST_DMA 14 +#define RT5350_RST_I2C 16 +#define RT5350_RST_I2S 17 +#define RT5350_RST_SPI 18 +#define RT5350_RST_UARTLITE 19 +#define RT5350_RST_WLAN 20 +#define RT5350_RST_FE 21 +#define RT5350_RST_UHST 22 +#define RT5350_RST_SW 23 +#define RT5350_RST_EPHY 24 +#define RT5350_RST_UDEV 25 +#define RT5350_RST_MIPS_CNT 28 + +/* Ralink MT-7620 resets */ + +#define MT7620_RST_SYS 0 +#define MT7620_RST_TIMER 8 +#define MT7620_RST_INTC 9 +#define MT7620_RST_MEMC 10 +#define MT7620_RST_PCM 11 +#define MT7620_RST_UART 12 +#define MT7620_RST_PIO 13 +#define MT7620_RST_DMA 14 +#define MT7620_RST_NAND 15 +#define MT7620_RST_I2C 16 +#define MT7620_RST_I2S 17 +#define MT7620_RST_SPI 18 +#define MT7620_RST_UARTLITE 19 +#define MT7620_RST_WLAN 20 +#define MT7620_RST_FE 21 +#define MT7620_RST_ESW 23 +#define MT7620_RST_EPHY 24 +#define MT7620_RST_UHST0 25 +#define MT7620_RST_PCIE0 26 +#define MT7620_RST_MIPS_CNT 28 +#define MT7620_RST_SDHC 30 +#define MT7620_RST_PPE 31 + +/* Ralink MT-76X8 resets */ + +#define MT76X8_RST_SYS 0 +#define MT76X8_RST_SPIS 3 +#define MT76X8_RST_WIFI 4 +#define MT76X8_RST_HIF 5 +#define MT76X8_RST_TIMER 8 +#define MT76X8_RST_INTC 9 +#define MT76X8_RST_MEMC 10 +#define MT76X8_RST_PCM 11 +#define MT76X8_RST_UART0 12 +#define MT76X8_RST_PIO 13 +#define MT76X8_RST_GDMA 14 +#define MT76X8_RST_I2C 16 +#define MT76X8_RST_I2S 17 +#define MT76X8_RST_SPI 18 +#define MT76X8_RST_UART1 19 +#define MT76X8_RST_UART2 20 +#define MT76X8_RST_UHST 22 +#define MT76X8_RST_ETH 23 +#define MT76X8_RST_EPHY 24 +#define MT76X8_RST_PCIE0 26 +#define MT76X8_RST_AUX_STCK 28 +#define MT76X8_RST_CRYPTO 29 +#define MT76X8_RST_SDXC 30 +#define MT76X8_RST_PWM 31 + +#endif /* _DT_BINDINGS_RST_MTMIPS_H */ From patchwork Wed Jan 15 15:30:15 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sergio Paracuellos X-Patchwork-Id: 13940559 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D2791524B0; Wed, 15 Jan 2025 15:30:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955029; cv=none; b=Ime0ngTULfoygxWlecuXfs9yJ95FCeV7n68BIROIpTvSj0u+R+LWJThPe7J2xOrygGea8ITtLnkhJUbNPJJJAmEPflOjvz9d0g9sNahHs78wITiXu99xibZNdq5VqYFrdvtFCUUg1+vcij02mwWsBOP4d6qqLPGN88Py8DgLP6M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955029; c=relaxed/simple; bh=COkg5yK/M1FB1vhiHcaYET2A3y9Wg+C4URfazJ4Le8o=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=MukSnTLMwYm8aKkg4nvW1I+pU/F0YepEWyjNRGnOzUpocddw4iEel7d0eSMO128YdG1z9/UOurk6Q/DXK2Hz1oJpVQFUcO4Sd/pDOOZ+HiTu79u+At7JvHRD0h2J1PJhdjDrbCi2BxS7jioFr1tkxlF69PVieXA2HX/65gsbaYs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=c3ghdy1T; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="c3ghdy1T" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-43635796b48so6698475e9.0; Wed, 15 Jan 2025 07:30:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736955025; x=1737559825; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=76EF9Ia1cxHNI9capiV8Ow/32o4R7C+LVmyijfOQKEM=; b=c3ghdy1TmJtObum/CpKLvjL1Iqlz7rz6raUkfEEaku1vvDnvTw7FrjcfTl9goDUVd+ qOT105TEG4/q+zeEJHEDx1h+WGpRCVKzHJ34JsazxSSCz4PodJSApJdA8eaypCyEOzK/ /koYVYqJKZDjOXIWUuRig+Ujb/sV8ml5xvtd1CHBdJ3PWJ35DmJYxSJmJ4Wn2U9lhJX/ BqWmnCII7U/Dq0jGhIlgiiFLZ8B+iudX0nfbSqQfIinHFZhmeXyu878a6SZrkB4lU50S tYPP79g6FhdfuaS2gUc9gaCwf9pT0tIHBt71h294JPlVpFbqU7AcgwvvmeDW9E/9d2fT Dexw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736955025; x=1737559825; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=76EF9Ia1cxHNI9capiV8Ow/32o4R7C+LVmyijfOQKEM=; b=gR/p2y8yd1Sf82tBmezpOpfkjiUK5bWeTP0onFDEFX3bbTLQpWIO8VbPAJLiqz71Xj 49SY/qTXiGL9GFSw44L8etBWTS0XKNQ/d7hadD3GcUAaE3JHmel2ZAbfbHyN5WWI3FI+ vLT2pw60TxseynuSfFRE54/GfQHzSiMkGEVlX3KktmWXLV4DHbDB6/TMgHbWxVgDt+eO RR/lWPmlVyeCsDMv1PgKNicgTQpownohybFgo2R5fc/vc2DkTc2nqW71N1zbqZtykbAs LphNU/A6Sv8oPeA1q/oxGOhre2YPTndPh/K0dyW3VYB3uX4ouyBNtZfgv6+FA37fHLVU x20A== X-Forwarded-Encrypted: i=1; AJvYcCUpeDbxL8NdoUvMb09QHaAzXo9Gofx3jfsNFESQ0zmwZhMNA/Hr0BGF0IwW1/jZvZBue/m680JEYXzWjqYt@vger.kernel.org, AJvYcCUrL0szRsNy03On5JzPoYCxaKzo4VTNYmYD6V/mGpGIRy+PSBUPawaiYEclc+shm0G0vTMQC6j5FhZS@vger.kernel.org, AJvYcCWMAiqZk+KEUcMx12p/6TlOibni6AEpxZGXUJbIhOV4j9Teu8H7GU86bdDc33MDQasn+S2CIidKmwqQwA==@vger.kernel.org X-Gm-Message-State: AOJu0YxqBiwedt1UNSnDicnWt4c1t3JPYm+C+qy6fEAGZKBtK7EUg05a sXYZmamErQ20sCnod+ip0I/QaRRfS4J/GU+TLl2XCVsEI/shszTNZL+T3w== X-Gm-Gg: ASbGncv/SSvTaSxN2FXVpTGv7mQZo8ROXx3wHZQehNuO4ZLiZTHVvrmcrrshAL742pF A31lENqDqWjBLVTNRjXuvwyQDwBwWsLL+/zrE/RjR/+6vOGQJvqB9vfM7ifgWlWrBev5pe0t/76 vP9XutFvcUGNmVO5vJ8VOrXbyubkppTIalPaiqhEH+XlS3XRxnDu/ZqYgqdFMJEJcUALSu3eNF+ QTf2bD96d5WRC7SBn9aT6/OYMVH4sHH2B3aFJTQVnBi+sQXs3cUf2JMGDMoGoUTfsxybUWcjM5r s0IQ9k30YgFN4tuEKPBBOofSRgrAivPpciH8WX/HkyS501o= X-Google-Smtp-Source: AGHT+IFpqId96NVeX6uv7aaKrrvxLNyBUOu/QVTUaNHmUyIkDZh4+o1egk54YUKIaQMf52wgyjDSmw== X-Received: by 2002:a7b:cc94:0:b0:434:f2af:6e74 with SMTP id 5b1f17b1804b1-437c6b2ff46mr31612665e9.15.1736955024422; Wed, 15 Jan 2025 07:30:24 -0800 (PST) Received: from localhost.localdomain (249.red-88-10-54.dynamicip.rima-tde.net. [88.10.54.249]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38bddbf50a2sm7440771f8f.43.2025.01.15.07.30.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jan 2025 07:30:23 -0800 (PST) From: Sergio Paracuellos To: linux-clk@vger.kernel.org Cc: sboyd@kernel.org, mturquette@baylibre.com, tsbogend@alpha.franken.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, p.zabel@pengutronix.de, linux-mips@vger.kernel.org, devicetree@vger.kernel.org, yangshiji66@outlook.com, linux-kernel@vger.kernel.org Subject: [PATCH 2/6] mips: dts: ralink: rt2880: update system controller node and its consumers Date: Wed, 15 Jan 2025 16:30:15 +0100 Message-Id: <20250115153019.407646-3-sergio.paracuellos@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250115153019.407646-1-sergio.paracuellos@gmail.com> References: <20250115153019.407646-1-sergio.paracuellos@gmail.com> Precedence: bulk X-Mailing-List: linux-mips@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Current RT2880 device tree file is out of date and must be merged with real device tree file used in openWRT project [0]. As a first iteration for this changes, align the current file with the needed changes for system controller from '6f3b15586eef ("clk: ralink: add clock and reset driver for MTMIPS SoCs")'. [0]: https://github.com/openwrt/openwrt/blob/main/target/linux/ramips/dts/rt2880.dtsi Signed-off-by: Sergio Paracuellos --- arch/mips/boot/dts/ralink/rt2880.dtsi | 10 ++++++++-- 1 file changed, 8 insertions(+), 2 deletions(-) diff --git a/arch/mips/boot/dts/ralink/rt2880.dtsi b/arch/mips/boot/dts/ralink/rt2880.dtsi index 8fc1987d9063..1f2ea3434324 100644 --- a/arch/mips/boot/dts/ralink/rt2880.dtsi +++ b/arch/mips/boot/dts/ralink/rt2880.dtsi @@ -1,4 +1,6 @@ // SPDX-License-Identifier: GPL-2.0 +#include + / { #address-cells = <1>; #size-cells = <1>; @@ -25,9 +27,11 @@ palmbus@300000 { #address-cells = <1>; #size-cells = <1>; - sysc@0 { - compatible = "ralink,rt2880-sysc"; + sysc: syscon@0 { + compatible = "ralink,rt2880-sysc", "syscon"; reg = <0x0 0x100>; + #clock-cells = <1>; + #reset-cells = <1>; }; intc: intc@200 { @@ -50,6 +54,8 @@ uartlite@c00 { compatible = "ralink,rt2880-uart", "ns16550a"; reg = <0xc00 0x100>; + clocks = <&sysc RT2880_CLK_UARTLITE>; + interrupt-parent = <&intc>; interrupts = <8>; From patchwork Wed Jan 15 15:30:16 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sergio Paracuellos X-Patchwork-Id: 13940560 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD52B73446; Wed, 15 Jan 2025 15:30:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955029; cv=none; b=Zqjb2wNrDrV3zx3lAHvjScAofXvm+lA1oFMr+XJi41tbole8GA8riSZ1AiklJ9DAN+bDET3BiRq0KujvWl9vDQl3p3yYN1u/dMbl1Ikfp0nvKG0FmwDzf9mVRylydBv2rbdeT76UtjQl8rhK8qGtF2uEptGHVFummVHhI9ytGes= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955029; c=relaxed/simple; bh=Mb/N3AoDnNmhhGZ1ovxuHi9a+9kytbcaEXv9RV8d9gY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=A2ybV/zts73KZyTSFg87pJTjNm1sNc0JbVRPIfi7wz7hmLtloRly3aposVGZYuJn7E7W9DTwZpD21SlJdfRKVdgoCuAVtTw5m9ncZ8SSzRcUntM/hXB0vlI4bfmLdHrlhCyl/xUbMB/ydlf7tlqce4g5FARg3BQshcEohH3WPJQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dUSPSxF1; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dUSPSxF1" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-385e0e224cbso3550533f8f.2; Wed, 15 Jan 2025 07:30:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736955026; x=1737559826; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Y3LiQUy7nqIyAa4C0/kjCRPp30DaudT5SVWChRE0lVs=; b=dUSPSxF1cZAihnBc3zpRzmM1Mzoy0D+w5lh+QA84IU1AgiG9JRZR3ZoxHYYxfW1m4I tMEhdy5C54ALFFzqG3TS9zfmTAJFmwuliV1/ovwFlOIzPQBPyMHRyQKIAHtLamFS7qw7 1x18QpHteaqHHNKAeUim54QuoA+2OOYVM5ecd1tpX/YXohwHdES2iRHuu5FFt6zc8m8N WspSUQeZAfPUFqo5rdYxtD7no5zydIczHhpTM8JmT40ny6cJB8DRaWIcIy1lwn3Jki6W sTEBTfjpja550zV+OJRZ2KJ6taULamRvBCfQ1/SZ2xsYWx8TG0kaTDjntZVvWt3ESfKE o+KQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736955026; x=1737559826; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Y3LiQUy7nqIyAa4C0/kjCRPp30DaudT5SVWChRE0lVs=; b=HvZbtkdBuw0s4Bl4wYuD1D7OnbBb8sQaNcJAOaFmZVsRTFRMfuNsh/D79c1vvvtiSD eyp/ZCz7ChSaCP2jhHVDmAyc6TCgvzVSDjcEGmy37V4Wn4PsZUpoIrgorb2+vDcAxGRZ xLbK4dIVztm7THzk3WLXRcs/QFlsn9JAGjLhuX7MFWFTxVD/hLdLh6zOug8I2lblQWH2 L9CIVIlLt2GdyqjFS9SoCLOhp0ELcleNcYeIJcAvKsCI6HoujO32JypbNpJaoZAXVMFD m/AEPjsgLiJeGUKlD6LQpBtUBx5AZ7tXAMDG3/qW5mW8i/HGW+ulu/DXAF078jqTE/1E Kg6g== X-Forwarded-Encrypted: i=1; AJvYcCUS3EygF8Nt1fA+Dv2g1P3dx1hYuuT2Qn3tO3HfeWAx6DQ+VpaHVZtMdKmp30gMFh1NqG7K7nSqr4iZ7J4X@vger.kernel.org, AJvYcCW9O5lyLeeJqmacCuXAiXE3bfrhKj0ZJJffwCTyH6nuTZC1WBCBxqp6wLFWJgCr9qJ7EB3Q02jB1MrNag==@vger.kernel.org, AJvYcCWdSstiGiu8VytZxJwrW0YjD+3LWD2SBgX5VJboDI6cfBAw/uNCUACB/gexHAxeuLJz9AFLk7MEC4hJ@vger.kernel.org X-Gm-Message-State: AOJu0YwRRKdgQfn6AZnvD/GBUh4G5qOmzobVhcOaM8FLMi9OTlMq7sMA vYN1SRhtL4UjlWB68KXh3BGHE+1kTHdS+XD/QFvpVOJVgfSKw2DYy2hC6Q== X-Gm-Gg: ASbGncuC/hXnm0sMMBZN+HGdl68b/LyuGBvbuc/cw/pAG400RWj9qkUeIkuquwDIV8Q PM3dQxw81TCJHSupXd0ln11GeIIBSWhqnzIWyTp1s1nlCBXoHjGUrZnJ/fId5uXOgfD6SV4VWY7 qPITRy6p0nz3X1H9coA2qSkODgPUd5FOOsKsF03Cpexb25E3h00vSFccF/1rqdrcm5S1ewitJ1e 9xeSERf8DPKBtbMq8UQBWuyAdY6SSgFnzIxB6KJTDRs04N7MD0Am7jjtSPIexoCEKFbKw4ZgVMu /8ZMnwR8VsHb3kCKw64WlmCzuVs0WmXXxTLeCMw+iDAtO1Q= X-Google-Smtp-Source: AGHT+IES4iYCGOSrqx7W5hJUi8uDJkqdEje74dqjHoPdRBvB+cYG4TUfRjHs1GFulLnhljw67vZYmA== X-Received: by 2002:a5d:5f52:0:b0:385:e8b0:df13 with SMTP id ffacd0b85a97d-38a87308ab0mr27876762f8f.40.1736955025659; Wed, 15 Jan 2025 07:30:25 -0800 (PST) Received: from localhost.localdomain (249.red-88-10-54.dynamicip.rima-tde.net. [88.10.54.249]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38bddbf50a2sm7440771f8f.43.2025.01.15.07.30.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jan 2025 07:30:25 -0800 (PST) From: Sergio Paracuellos To: linux-clk@vger.kernel.org Cc: sboyd@kernel.org, mturquette@baylibre.com, tsbogend@alpha.franken.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, p.zabel@pengutronix.de, linux-mips@vger.kernel.org, devicetree@vger.kernel.org, yangshiji66@outlook.com, linux-kernel@vger.kernel.org Subject: [PATCH 3/6] mips: dts: ralink: rt3050: update system controller node and its consumers Date: Wed, 15 Jan 2025 16:30:16 +0100 Message-Id: <20250115153019.407646-4-sergio.paracuellos@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250115153019.407646-1-sergio.paracuellos@gmail.com> References: <20250115153019.407646-1-sergio.paracuellos@gmail.com> Precedence: bulk X-Mailing-List: linux-mips@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Current RT3050 device tree file is out of date and must be merged with real device tree file used in openWRT project [0]. As a first iteration for this changes, align the current file with the needed changes for system controller from '6f3b15586eef ("clk: ralink: add clock and reset driver for MTMIPS SoCs")'. [0]: https://github.com/openwrt/openwrt/blob/main/target/linux/ramips/dts/rt3050.dtsi Signed-off-by: Sergio Paracuellos --- arch/mips/boot/dts/ralink/rt3050.dtsi | 10 ++++++++-- 1 file changed, 8 insertions(+), 2 deletions(-) diff --git a/arch/mips/boot/dts/ralink/rt3050.dtsi b/arch/mips/boot/dts/ralink/rt3050.dtsi index 23062333a76d..a7d9bb9bc1af 100644 --- a/arch/mips/boot/dts/ralink/rt3050.dtsi +++ b/arch/mips/boot/dts/ralink/rt3050.dtsi @@ -1,4 +1,6 @@ // SPDX-License-Identifier: GPL-2.0 +#include + / { #address-cells = <1>; #size-cells = <1>; @@ -25,9 +27,11 @@ palmbus@10000000 { #address-cells = <1>; #size-cells = <1>; - sysc@0 { - compatible = "ralink,rt3052-sysc", "ralink,rt3050-sysc"; + sysc: syscon@0 { + compatible = "ralink,rt3052-sysc", "ralink,rt3050-sysc", "syscon"; reg = <0x0 0x100>; + #clock-cells = <1>; + #reset-cells = <1>; }; intc: intc@200 { @@ -50,6 +54,8 @@ uartlite@c00 { compatible = "ralink,rt3052-uart", "ralink,rt2880-uart", "ns16550a"; reg = <0xc00 0x100>; + clocks = <&sysc RT305X_CLK_UARTLITE>; + interrupt-parent = <&intc>; interrupts = <12>; From patchwork Wed Jan 15 15:30:17 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sergio Paracuellos X-Patchwork-Id: 13940561 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8245915957D; Wed, 15 Jan 2025 15:30:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955031; cv=none; b=H9YGJkjyDKPDpgGw3oeotut9s/B5saup2k8vtO8hx/FA+btCMcb+eLNYvQgDO6QhHapOpGN4YcEhn65a06zm7fy305qeHFZrccDb8nsAEgCg4kp3747WniaBKGNhWMIbbioMBcEZGspN2rkhSKZHEo1kZ9jfS1LE9TtgvfcxJYo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955031; c=relaxed/simple; bh=UxIXh0BdAmAh6kVTFhPOQkNISd5tg+5xvyErOZQ8WWM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ZhL61aluJHRQRqHUd1z6d0Bvyboq5sxjiqOSMlzMs/Dszss7lWA1NOWv5Gbnpt1bWSF4kUugThiqK9H41vYGT6Qa2PRxaTcMWqDdny8XVSThKCSRDNMS3eC2mQRhNIJJzLAlGMao871XyC2dpI+uRDQwRuAzggnTi4wMzhISUJI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZHpdlx6G; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZHpdlx6G" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-436341f575fso72745785e9.1; Wed, 15 Jan 2025 07:30:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736955027; x=1737559827; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OPP4R0magTaDOpF+cR8rW/OW6tNza0i6gzCRxmpiBUg=; b=ZHpdlx6GUsCMwDYoe0WAp2yceVoAn39P4MjNvh2+8LssAGo1c5LcTC+bTSjdbddj5r Z5Y9UnA56tt6WE+j1grkFycRYpFvzUApzje4RhAZLXKKjz14uy/tHHwZA/2KsjH0GZ6K 5l5+8Qsg7BH6K9RxxST+c6DfJyRMYnwtblg8dLF4cfml5PvduxkPLW6s+AYYmSB5uHFp ofMmpfnIHLd2/nLhPIAa/7HXEbXXOlRawAdFpce8/mFfnOeWlesfUiPNCrHLHhLY323q 7ZZFFnEdyR6+JaVeGo8jfXP7g/B4YCkVONAbHQBYtp6h6rQFcWboin5F4+1RvJ9q/uTG t6UA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736955027; x=1737559827; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OPP4R0magTaDOpF+cR8rW/OW6tNza0i6gzCRxmpiBUg=; b=esudHP+Zpqml7aIVk/TkGwOwbi8MTzAmKMV910cWhj2MTOMiMQcidMxfrQ9lS/lH+H EQkc8OpV2vZL0+t7JsDDav0Nrgo8bbeqSVxtIy7rNELCvKeEM3V4H8XvbT6PGPc2hLHI J3185cvjdj2nw9R8wDaYIIHCKcTvrMcZpHpzTHo0JTpZUVCygj8u+0tmO+ZZ6RqOzxNV TGmoUZWNjsvKHWCfYGGVKzAB0Doc+7oaSRKgWvI6mCrWvywgMdFB7TCBe8znrtLTxAiS 6zycPvLEapmKBrcmZdXXKxr3KCWMRNgpFS6g67V3E+gwst3YupFD4p6r6UOSsue7hI5W QLow== X-Forwarded-Encrypted: i=1; AJvYcCUbwYMiG4+W8sd9OBNGPIdhBXaPVL4y3J/C7euyZw+45t/cwhA3hV6MxtFIczOI9POesRXnN6x0APWU@vger.kernel.org, AJvYcCVWPcH8mhl6eFI3Sg54ney+qHjPHsqizeUC/XrAYQNQPxE0BQ2FOXQbmgDfRzVGP54Sr6FP3I6jYu48mkGm@vger.kernel.org, AJvYcCWAxrdfKzGtGEqzQSCsHajhbWf8ziZGXppj63moR6IMdasPBuB+/uyRZQqJ9WCNqlZjbfyZf9Z2kCw6JQ==@vger.kernel.org X-Gm-Message-State: AOJu0YzhdlvgqdkTOB7oDOb9l47u5nYwNagxSmT7lL8RmUuy62ncfYYv MRHd5+gcZocUZEWLHR24c3UblqcCJAGX9gcbqyi/GerAvuxZwUMiXVnAzQ== X-Gm-Gg: ASbGncvfmLwt9smnOWeccp7XNHvBEKKkIqpQJeW+kf6Prr96EctKQQ0f9v2b6Ghu2LD CteoT12sqIcLupSofWqFX+9OfvpdaBBWAP/aQqogoQGY4gkZmyaHfp98hozDTdHGZg2wkRRObKf 5QavZgBS2V6Vm1GvBwOmM3x8w+MPdsXLptyhdeBBWyE29TeeAYhOL1rxVQ7xcnuHSSUekU/Czam e8atOu76WAzXVRRWOvYUurr6QMqySnbgHeOEgUKG+osZ+n9o8crEFzxm1UFWNnZousLzp/ClzHH r02Y2U/6inKFxm9EFdu9A0ZlBc15kHx5a8BidkT7lj4qJSo= X-Google-Smtp-Source: AGHT+IGmFZSakQsT0xlVDz2T33AOh2WtXifJSExmeDIjyadvMXvrHnsluSEHc8KU3JfeISSEGBLnIQ== X-Received: by 2002:a05:600c:1987:b0:434:fddf:5c0c with SMTP id 5b1f17b1804b1-436e2679e05mr280671645e9.4.1736955027015; Wed, 15 Jan 2025 07:30:27 -0800 (PST) Received: from localhost.localdomain (249.red-88-10-54.dynamicip.rima-tde.net. [88.10.54.249]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38bddbf50a2sm7440771f8f.43.2025.01.15.07.30.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jan 2025 07:30:26 -0800 (PST) From: Sergio Paracuellos To: linux-clk@vger.kernel.org Cc: sboyd@kernel.org, mturquette@baylibre.com, tsbogend@alpha.franken.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, p.zabel@pengutronix.de, linux-mips@vger.kernel.org, devicetree@vger.kernel.org, yangshiji66@outlook.com, linux-kernel@vger.kernel.org Subject: [PATCH 4/6] mips: dts: ralink: rt3883: update system controller node and its consumers Date: Wed, 15 Jan 2025 16:30:17 +0100 Message-Id: <20250115153019.407646-5-sergio.paracuellos@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250115153019.407646-1-sergio.paracuellos@gmail.com> References: <20250115153019.407646-1-sergio.paracuellos@gmail.com> Precedence: bulk X-Mailing-List: linux-mips@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Current RT3883 device tree file is out of date and must be merged with real device tree file used in openWRT project [0]. As a first iteration for this changes, align the current file with the needed changes for system controller from '6f3b15586eef ("clk: ralink: add clock and reset driver for MTMIPS SoCs")'. [0]: https://github.com/openwrt/openwrt/blob/main/target/linux/ramips/dts/rt3883.dtsi Signed-off-by: Sergio Paracuellos --- arch/mips/boot/dts/ralink/rt3883.dtsi | 10 ++++++++-- 1 file changed, 8 insertions(+), 2 deletions(-) diff --git a/arch/mips/boot/dts/ralink/rt3883.dtsi b/arch/mips/boot/dts/ralink/rt3883.dtsi index 61132cf157e5..11d111a06037 100644 --- a/arch/mips/boot/dts/ralink/rt3883.dtsi +++ b/arch/mips/boot/dts/ralink/rt3883.dtsi @@ -1,4 +1,6 @@ // SPDX-License-Identifier: GPL-2.0 +#include + / { #address-cells = <1>; #size-cells = <1>; @@ -25,9 +27,11 @@ palmbus@10000000 { #address-cells = <1>; #size-cells = <1>; - sysc@0 { - compatible = "ralink,rt3883-sysc", "ralink,rt3050-sysc"; + sysc: syscon@0 { + compatible = "ralink,rt3883-sysc", "syscon"; reg = <0x0 0x100>; + #clock-cells = <1>; + #reset-cells = <1>; }; intc: intc@200 { @@ -50,6 +54,8 @@ uartlite@c00 { compatible = "ralink,rt3883-uart", "ralink,rt2880-uart", "ns16550a"; reg = <0xc00 0x100>; + clocks = <&sysc RT3883_CLK_UARTLITE>; + interrupt-parent = <&intc>; interrupts = <12>; From patchwork Wed Jan 15 15:30:18 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sergio Paracuellos X-Patchwork-Id: 13940562 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 735BD16191B; Wed, 15 Jan 2025 15:30:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955032; cv=none; b=E4wvgo6QvKFbiJX1/JAQcX+WUtY6bZ5KZkVNaSrRWTElNk8SarB0vj7YkJKNK5lfwA2yMFB/cX7UBWQfN88uRKNM4jxklThvKeDKHWKrpWBOmeK43cK7PqJqRjhYhtja63uvSx45eLHZwpKEJLNH6C6qDmG0VcEq70D4cYxuXv0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955032; c=relaxed/simple; bh=wr9X05t3ELhtRYJJMg0J3GU9DqG9HkR1/s0wIptTYq4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=DbZ3wg8pIUnod5mgqGGVUNv2mFx0vPBBlR96TbVywWhzgSbf+lNPIR5lugEJa1PKJtJrys1dyjQzoxieTQC3Iupk+OVIsqBSqYZXTnku3BpdfBJSXvcOdWyJDf28kDNtPiV/RlcWKUu6l+mOzTmEAj3s7jFe7sFgtb+zlUhMtHA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=C+VRMFQc; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="C+VRMFQc" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4362f61757fso66161845e9.2; Wed, 15 Jan 2025 07:30:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736955028; x=1737559828; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jz3YHO1mIYZei2TBnoHa6j84+LKIbIE5tUu26j+wuXI=; b=C+VRMFQcFm/DqPeZFEniJkmNGp81HIBtHtCRdiMAy2JgOvlxYmFHjLbyI3esRTCo5B sRG2A9I00WiIA83dtJ0xEFFJ5RXkfmryQ5CISOoe5RV3yiskAMfXoi+niQz3Td36mJGO JLRdPDJtKdq7fdcQDbgCigJJsHHirISuayBLwBHyNMAYUlqu+DH/saVKwfzul9kwsiM7 +DT0JJjm3aqKJFc6FSG/JSdPzOXAqN0ywriq3OTaDC9/cvrqP6iSRuukeBMWko1W0xj9 2ymlEDNfbyOxo3xPoYFxYqH/ma2YBJCiEHnsOtHlZVf50aJtHByTJIZtdvuIdA6NNpKT hnTg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736955028; x=1737559828; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jz3YHO1mIYZei2TBnoHa6j84+LKIbIE5tUu26j+wuXI=; b=PLceMXKGxNvce0OhowIH8M6zl+LjQqkXk25+5639q8aVH59QEE97wyq4QYtIxZrbxn W/YTq5sLV02rXu05X1uXgxeaaRA+I+zt9wl7onhghPjlluRzjwJl0w35FwSGkMsjk4lb /DnQFFlylum1fPdLXAYF/ApUNlPlVXj3kvEBVfi3iL7Mi76MZpO/7zefZ1bBVBhnISZj Fml4XEJOw/d7ejFsO3WsrUb+ffLM3kVntqvemgagLNmoRDsx3rk2rbgWoQGK4jqtJIbV 1xungQzjqm2JCZhT265etmvtafWqupxNQDahVwpN+mq9zctGbf30khh4Q/QN8dYGrJoG okrQ== X-Forwarded-Encrypted: i=1; AJvYcCVAdf9C2PQIoM5703Lj2ihQ83BJ0SuuAZm+N2l2gI4u7RmMUqlas6FY3iraJyVWZ/R38VxB64w4cWpw@vger.kernel.org, AJvYcCWUoY+sYhRHmP+fM2qXI25C675xQF87S4Q+Y8wNxmhQcDYKb+lzV1V0DVHcD0u1i3Um55Ow4FtbGxmIm11x@vger.kernel.org, AJvYcCWlEBVpVyFYiSKJB2Rn8z4L/uinImewmXunPV8AUbWJdQF+diW1/it9ci9cmFRhx+387+s2yDctN2uusQ==@vger.kernel.org X-Gm-Message-State: AOJu0YwbMH4TRUEi6z843sVV1XiPHrHN0gS1YYppDtV8Kr62g6cknFRw L/E01TQs0LCe0lbDnNJbaoiEOWQpZLFd8bPpP/bsJwT2I/+Cij3Wl8d6Rw== X-Gm-Gg: ASbGnctbv7fWHhRujfzrtQJ/NEnOrkB+7f5kqAglT0XQBfTKMutNu6gD7JeGz4i63Fu ZP/WmQ941hw89HQwDsGgxh+z/wNAEYEvq+MEz7iksO2tC+mh3dP0aq2PrkGn02B7fdk++K5ZLnw C2hBSqB/ITjnPgM2rTiJXiY1Kpxs9Kn3HqC40BMG2NcGNWZa7HCzB1PzHV4q2QnD+ERP2JP5NlD iojSXT3AE4s0sWUA2QdkXD6XAbH+bWPKTKWCKjjqr3SRuxd2voNswaKX2OFoA6xmZDGbL5KlMpD 4OJ6XZ+p5VEvNOjAIOnF2+xAx7BRP4QjGSpJXBaw7fOarEM= X-Google-Smtp-Source: AGHT+IGBBzkQG7Mwed+ivczSnLLZS2BI4onTxxW4G/5zgRXLy6CZgkIgTqFZEPVtjp2nJonKfBXcjA== X-Received: by 2002:a05:600c:45c3:b0:434:a90b:94fe with SMTP id 5b1f17b1804b1-436e26c3c3fmr304478255e9.10.1736955028324; Wed, 15 Jan 2025 07:30:28 -0800 (PST) Received: from localhost.localdomain (249.red-88-10-54.dynamicip.rima-tde.net. [88.10.54.249]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38bddbf50a2sm7440771f8f.43.2025.01.15.07.30.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jan 2025 07:30:27 -0800 (PST) From: Sergio Paracuellos To: linux-clk@vger.kernel.org Cc: sboyd@kernel.org, mturquette@baylibre.com, tsbogend@alpha.franken.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, p.zabel@pengutronix.de, linux-mips@vger.kernel.org, devicetree@vger.kernel.org, yangshiji66@outlook.com, linux-kernel@vger.kernel.org Subject: [PATCH 5/6] mips: dts: ralink: mt7620a: update system controller node and its consumers Date: Wed, 15 Jan 2025 16:30:18 +0100 Message-Id: <20250115153019.407646-6-sergio.paracuellos@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250115153019.407646-1-sergio.paracuellos@gmail.com> References: <20250115153019.407646-1-sergio.paracuellos@gmail.com> Precedence: bulk X-Mailing-List: linux-mips@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Current MT7620A device tree file is out of date and must be merged with real device tree file used in openWRT project [0]. As a first iteration for this changes, align the current file with the needed changes for system controller from '6f3b15586eef ("clk: ralink: add clock and reset driver for MTMIPS SoCs")'. [0]: https://github.com/openwrt/openwrt/blob/main/target/linux/ramips/dts/mt7620a.dtsi Signed-off-by: Sergio Paracuellos --- arch/mips/boot/dts/ralink/mt7620a.dtsi | 10 ++++++++-- 1 file changed, 8 insertions(+), 2 deletions(-) diff --git a/arch/mips/boot/dts/ralink/mt7620a.dtsi b/arch/mips/boot/dts/ralink/mt7620a.dtsi index 1f6e5320f486..d66045948a83 100644 --- a/arch/mips/boot/dts/ralink/mt7620a.dtsi +++ b/arch/mips/boot/dts/ralink/mt7620a.dtsi @@ -1,4 +1,6 @@ // SPDX-License-Identifier: GPL-2.0 +#include + / { #address-cells = <1>; #size-cells = <1>; @@ -25,9 +27,11 @@ palmbus@10000000 { #address-cells = <1>; #size-cells = <1>; - sysc@0 { - compatible = "ralink,mt7620a-sysc"; + sysc: syscon@0 { + compatible = "ralink,mt7620-sysc", "syscon"; reg = <0x0 0x100>; + #clock-cells = <1>; + #reset-cells = <1>; }; intc: intc@200 { @@ -50,6 +54,8 @@ uartlite@c00 { compatible = "ralink,mt7620a-uart", "ralink,rt2880-uart", "ns16550a"; reg = <0xc00 0x100>; + clocks = <&sysc MT7620_CLK_UARTLITE>; + interrupt-parent = <&intc>; interrupts = <12>; From patchwork Wed Jan 15 15:30:19 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sergio Paracuellos X-Patchwork-Id: 13940563 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 07C061991A8; Wed, 15 Jan 2025 15:30:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955035; cv=none; b=dfD/et06IJ/xT1s31XQXk3fCaaTTjwIMwmcLjlp46k121dC9cwz1lyvYmGyMLpnnUq9VHBYcT8oN2Hoe6fVX1NhcmEG4s4caWUn9Zdso2J0S13B6OzYhjU/n53n5dtwfVAiaOWqyhRmr3umCpv22DJRz2C+83mnl6ErxHRhbc9s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1736955035; c=relaxed/simple; bh=VJCMQ3LdytF99k+ZjaqHTO9vURJBmWDtrFvLagS9m6w=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=QV7LzxFwgoWsTG+1+Fp0etvbh4yOS1nbSAFLoJjpYozEE+qG7xUqnQmtmv2pdN6NGmwhbXV4k2piSYS9tH2b38dVQDZylkbOrp837Ta/GWVU+oM1RRcsKRrlMFM8L4KIlgloTxDsFzxzd9ADiL93qs8/Sm5wppfOfxqHS6Y3Dm8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Fnh2OOMr; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Fnh2OOMr" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4361f796586so72636215e9.3; Wed, 15 Jan 2025 07:30:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1736955030; x=1737559830; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=yhsHMzC9Z/DuOqJyrMa8rNmS3dp3ki/KF11rGLRbkUc=; b=Fnh2OOMrjC2OdIN6S5u45XSM0NH+6hS6gsXFQQZ5999WAed7sn7ERHzYlJJWWRxv0v 6cl2RYST0rb5kZpv69NiEVIZv94WIX6S/KCeuR+8vGzupsNzg97BH6WtPd5hvtLX8MNv 2px3r+CBcseT+mE7bxPeLCy0DdTcjJ1GPhSzQ02yzVnpJ4YwTcMGLEglUOrVrQBXO6E2 KokDLox2dj/TPHE8mMlP3CAZ/RNnPHt9QZ7VpMHI0zh+RbnJguq5dRWjO/sQrBlWQ6uW maLYLlV8zTLIyRRhw+FyNkw4oF8CKxOC15r8sRQqdazaoVJW9KzqcUhx6gjVyeh105Pc XgCw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1736955030; x=1737559830; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=yhsHMzC9Z/DuOqJyrMa8rNmS3dp3ki/KF11rGLRbkUc=; b=r9zC7SNRCsQ7vTDZA+vb+ZqyTjMCfebGJFaMxEd7Pnuooug3IDHYecK6Sob2zSNt37 dUuYXLLRiyQ4x4amXBIdIyDluqSsIl08+gbOGdVM7/gB24Y7BXH2CUfDR38CgVAzxWNJ ELO3NLSpsRcBjOBSYlKa09dCihFXPMDY0nWxAb5OOC9FBH1xIYoDYS+7fqKhv1dpL2WO AYmPvbWTRlnJp2YZYveKpFikKrZnhGE9ebxAFGQQnBIRoBJH+vq65hsZ0WMg2JLH/aV5 9+c5GrjeD9J1t7WiSk2+YMEy6mlVO4xYY8NkhkPWe3W4cLySMuiexYBo4qGam5sclxV3 hcvg== X-Forwarded-Encrypted: i=1; AJvYcCVKcKCHuBNxbY+HLWbh3NVXxcKe0Ppld0199KXyFr+tAL2QE6kjupiUiCeE0Yv2Nyzd/76F+NAbVQEzDayR@vger.kernel.org, AJvYcCVnH0MPQejQ6pE7F5zND6B4CIgl2Jji/L1M4qNz3JHAEKrWUYIFxzKu+ZuWcl5Qt7Fz5EtXQY+OP6ZK@vger.kernel.org, AJvYcCXBy86WqGa3Sn96Nj71Qq5uT/7xUuHPvheAhgUd9EGWU/cHyeotMLvvZIGEzPdE1RIHCnM6VHYPaYgSGA==@vger.kernel.org X-Gm-Message-State: AOJu0YykGxvV28j7xa1BrMUAynB1GMjJlaDVCBGZNCehC1IhcwehaPve awlUfVwo7lNYe0maNX9hcw19oYbGf7jT4HX+tcjUT7tCgB9NWjFX00DZ9g== X-Gm-Gg: ASbGncvUZ0De7r1RO85GFPzf8Mwjw2gJnWIOoNKtWLI4AkvI28gAz8667RV4vcoOerf o1KitC4zIpGDm7og1omnyxLSnc2fjDMXh16S6SFoGDzPNOLr7XFpjCOQ/pgS9e/C/UpGeOrJumt S/axqxNtBtzHvM8imD/FwCgMSX7iUDq9MGOGo8OVtQEpTHeIACs3E5R8mbD5dJmDBzwPc0UW7NZ xz2Dp72GRmdCQMXD1D0J9VudE6C+t+8q2/D4ljeFSlImylbA4gz3LOxnUFwaePdkHsljK/ByF6f z/552W6rAlxpBi+pVavbYWJr4jLxlMwtdK4AFarlysjAhSw= X-Google-Smtp-Source: AGHT+IE+vYikpEMKftBd4lyfoB4zEM1zy8GTjJ5yxzV6CkjC5Sb4r/djr0+8ZPKt/7Gwru0f7RctbQ== X-Received: by 2002:a05:600c:a0a:b0:434:a04d:1670 with SMTP id 5b1f17b1804b1-436e25548e3mr182538165e9.0.1736955029623; Wed, 15 Jan 2025 07:30:29 -0800 (PST) Received: from localhost.localdomain (249.red-88-10-54.dynamicip.rima-tde.net. [88.10.54.249]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-38bddbf50a2sm7440771f8f.43.2025.01.15.07.30.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jan 2025 07:30:29 -0800 (PST) From: Sergio Paracuellos To: linux-clk@vger.kernel.org Cc: sboyd@kernel.org, mturquette@baylibre.com, tsbogend@alpha.franken.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, p.zabel@pengutronix.de, linux-mips@vger.kernel.org, devicetree@vger.kernel.org, yangshiji66@outlook.com, linux-kernel@vger.kernel.org Subject: [PATCH 6/6] mips: dts: ralink: mt7628a: update system controller node and its consumers Date: Wed, 15 Jan 2025 16:30:19 +0100 Message-Id: <20250115153019.407646-7-sergio.paracuellos@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250115153019.407646-1-sergio.paracuellos@gmail.com> References: <20250115153019.407646-1-sergio.paracuellos@gmail.com> Precedence: bulk X-Mailing-List: linux-mips@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Current MT7628A device tree file is out of date and must be merged with real device tree file used in openWRT project [0]. As a first iteration for this changes, align the current file with the needed changes for system controller from '6f3b15586eef ("clk: ralink: add clock and reset driver for MTMIPS SoCs")'. [0]: https://github.com/openwrt/openwrt/blob/main/target/linux/ramips/dts/mt7628an.dtsi Signed-off-by: Sergio Paracuellos --- arch/mips/boot/dts/ralink/mt7628a.dtsi | 43 ++++++++++++++++---------- 1 file changed, 27 insertions(+), 16 deletions(-) diff --git a/arch/mips/boot/dts/ralink/mt7628a.dtsi b/arch/mips/boot/dts/ralink/mt7628a.dtsi index 45a15e005cc4..bc69866e2134 100644 --- a/arch/mips/boot/dts/ralink/mt7628a.dtsi +++ b/arch/mips/boot/dts/ralink/mt7628a.dtsi @@ -1,4 +1,6 @@ // SPDX-License-Identifier: GPL-2.0 +#include +#include / { #address-cells = <1>; @@ -16,11 +18,6 @@ cpu@0 { }; }; - resetc: reset-controller { - compatible = "ralink,rt2880-reset"; - #reset-cells = <1>; - }; - cpuintc: interrupt-controller { #address-cells = <0>; #interrupt-cells = <1>; @@ -36,9 +33,11 @@ palmbus@10000000 { #address-cells = <1>; #size-cells = <1>; - sysc: system-controller@0 { - compatible = "ralink,mt7620a-sysc", "syscon"; + sysc: syscon@0 { + compatible = "ralink,mt7628-sysc", "syscon"; reg = <0x0 0x60>; + #clock-cells = <1>; + #reset-cells = <1>; }; pinmux: pinmux@60 { @@ -138,7 +137,7 @@ watchdog: watchdog@100 { compatible = "mediatek,mt7621-wdt"; reg = <0x100 0x30>; - resets = <&resetc 8>; + resets = <&sysc MT76X8_RST_TIMER>; reset-names = "wdt"; interrupt-parent = <&intc>; @@ -154,7 +153,7 @@ intc: interrupt-controller@200 { interrupt-controller; #interrupt-cells = <1>; - resets = <&resetc 9>; + resets = <&sysc MT76X8_RST_INTC>; reset-names = "intc"; interrupt-parent = <&cpuintc>; @@ -190,7 +189,9 @@ spi: spi@b00 { pinctrl-names = "default"; pinctrl-0 = <&pinmux_spi_spi>; - resets = <&resetc 18>; + clocks = <&sysc MT76X8_CLK_SPI1>; + + resets = <&sysc MT76X8_RST_SPI>; reset-names = "spi"; #address-cells = <1>; @@ -206,7 +207,9 @@ i2c: i2c@900 { pinctrl-names = "default"; pinctrl-0 = <&pinmux_i2c_i2c>; - resets = <&resetc 16>; + clocks = <&sysc MT76X8_CLK_I2C>; + + resets = <&sysc MT76X8_RST_I2C>; reset-names = "i2c"; #address-cells = <1>; @@ -222,7 +225,9 @@ uart0: uartlite@c00 { pinctrl-names = "default"; pinctrl-0 = <&pinmux_uart0_uart>; - resets = <&resetc 12>; + clocks = <&sysc MT76X8_CLK_UART0>; + + resets = <&sysc MT76X8_RST_UART0>; reset-names = "uart0"; interrupt-parent = <&intc>; @@ -238,7 +243,9 @@ uart1: uart1@d00 { pinctrl-names = "default"; pinctrl-0 = <&pinmux_uart1_uart>; - resets = <&resetc 19>; + clocks = <&sysc MT76X8_CLK_UART1>; + + resets = <&sysc MT76X8_RST_UART1>; reset-names = "uart1"; interrupt-parent = <&intc>; @@ -254,7 +261,9 @@ uart2: uart2@e00 { pinctrl-names = "default"; pinctrl-0 = <&pinmux_uart2_uart>; - resets = <&resetc 20>; + clocks = <&sysc MT76X8_CLK_UART2>; + + resets = <&sysc MT76X8_RST_UART2>; reset-names = "uart2"; interrupt-parent = <&intc>; @@ -271,8 +280,8 @@ usb_phy: usb-phy@10120000 { #phy-cells = <0>; ralink,sysctl = <&sysc>; - resets = <&resetc 22 &resetc 25>; - reset-names = "host", "device"; + resets = <&sysc MT76X8_RST_UHST>; + reset-names = "host"; }; usb@101c0000 { @@ -290,6 +299,8 @@ wmac: wmac@10300000 { compatible = "mediatek,mt7628-wmac"; reg = <0x10300000 0x100000>; + clocks = <&sysc MT76X8_CLK_WMAC>; + interrupt-parent = <&cpuintc>; interrupts = <6>;