From patchwork Thu Feb 6 12:16:08 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?Q3J5c3RhbCBHdW8gKOmDreaZtik=?= X-Patchwork-Id: 13962980 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 63BDBC02194 for ; Thu, 6 Feb 2025 12:21:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type: Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date :Subject:CC:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=xXO6q6GOoTrA9SLSZ2Klye5KCyvkfg/5Z7SdBYoT9MA=; b=BreaViA2yXq5G72JLzGBHGLtY8 FjsLyYEtFsr96zWNSCauDlfJEOvNy749yur7jYtA5NpeYYAf8rcUeZ04bPryuJ09nh0Yss1tlBhh9 yg2OnlF0Z4jXreCcb6M9h57Q+Hm0MqtBk/BPwO8MhGeF7Je9qU/4xaY+qGRxmTlg/M8Bx2FTPO11O FxFE/8yyiYnk/K+SgQTgvqRWUs0ts0wQNhbrg1Tvu1qVoLHbU94Sby89rn7ZZBl2DKm9+AS2xthek bljJqFEYJUmKFN7ZDqFK00zZaIHq7HU6K+XAs3SNOT870BFsFoaQjzmfkfVxv8WCcaoQ/Tgile3+N Pw2WPGrw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tg0t2-00000006GDC-1qqL; Thu, 06 Feb 2025 12:21:40 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tg0oF-00000006FHj-3ar4; Thu, 06 Feb 2025 12:16:45 +0000 X-UUID: 35af2596e48411ef9048ed6ed365623b-20250206 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=xXO6q6GOoTrA9SLSZ2Klye5KCyvkfg/5Z7SdBYoT9MA=; b=JWnn65dElcnSxJfGiPbWluIOmnvXsLCE+ET5/GTKp1Tm+wwIiKfEmGnl32PIcG6pOn/+xdMGP78ebSH2hHZ+9NEyI76/jqI/q8lLPyD5XkhEyV2r7yw3t9nsZysrFgPu/e9s2JwCnC27jQ8jfw0PbCuyQJENfJxM3VyVR8ygNks=; X-CID-CACHE: Type:Local,Time:202502060513-07,HitQuantity:1 X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.46,REQID:d8e6f412-fba9-4618-be0d-4f88d8a1de23,IP:0,U RL:0,TC:0,Content:-25,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTIO N:release,TS:-25 X-CID-META: VersionHash:60aa074,CLOUDID:609d243e-da39-4471-8a46-23da908abe46,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|50,EDM:-3 ,IP:nil,URL:1,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV :0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR,TF_CID_SPAM_ULS X-UUID: 35af2596e48411ef9048ed6ed365623b-20250206 Received: from mtkmbs13n2.mediatek.inc [(172.21.101.108)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1924314904; Thu, 06 Feb 2025 05:16:35 -0700 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs11n1.mediatek.inc (172.21.101.185) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.28; Thu, 6 Feb 2025 20:16:32 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.28 via Frontend Transport; Thu, 6 Feb 2025 20:16:32 +0800 From: Crystal Guo To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Crystal Guo CC: , , , , , kernel test robot Subject: [v2,1/2] memory/mediatek: Add an interface to get current DDR data rate Date: Thu, 6 Feb 2025 20:16:08 +0800 Message-ID: <20250206121629.12186-2-crystal.guo@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250206121629.12186-1-crystal.guo@mediatek.com> References: <20250206121629.12186-1-crystal.guo@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250206_041644_050815_D63A6B0D X-CRM114-Status: GOOD ( 19.75 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add MediaTek DRAMC driver to provide an interface that can obtain current DDR data rate. Reported-by: kernel test robot Closes: https://lore.kernel.org/oe-kbuild-all/202412210955.FvO0Pee3-lkp@intel. com/ Signed-off-by: Crystal Guo --- drivers/memory/Makefile | 2 +- drivers/memory/mediatek/Kconfig | 6 +- drivers/memory/mediatek/mtk-dramc.c | 415 +++++++++---------------- include/linux/soc/mediatek/mtk-dramc.h | 41 --- 4 files changed, 147 insertions(+), 317 deletions(-) delete mode 100644 include/linux/soc/mediatek/mtk-dramc.h diff --git a/drivers/memory/Makefile b/drivers/memory/Makefile index cf1091449d2e..c0facf529803 100644 --- a/drivers/memory/Makefile +++ b/drivers/memory/Makefile @@ -27,7 +27,7 @@ obj-$(CONFIG_STM32_FMC2_EBI) += stm32-fmc2-ebi.o obj-$(CONFIG_SAMSUNG_MC) += samsung/ obj-$(CONFIG_TEGRA_MC) += tegra/ -obj-$(CONFIG_HAVE_MTK_MC) += mediatek/ +obj-$(CONFIG_MEDIATEK_MC) += mediatek/ obj-$(CONFIG_TI_EMIF_SRAM) += ti-emif-sram.o obj-$(CONFIG_FPGA_DFL_EMIF) += dfl-emif.o diff --git a/drivers/memory/mediatek/Kconfig b/drivers/memory/mediatek/Kconfig index 00764cdb157e..3f238e0d9647 100644 --- a/drivers/memory/mediatek/Kconfig +++ b/drivers/memory/mediatek/Kconfig @@ -1,5 +1,5 @@ # SPDX-License-Identifier: GPL-2.0-only -config HAVE_MTK_MC +config MEDIATEK_MC bool "MediaTek Memory Controller support" help This option allows to enable MediaTek memory controller drivers, @@ -7,11 +7,11 @@ config HAVE_MTK_MC Select Y here if you need support for MediaTek memory controller. If you don't need, select N. -if HAVE_MTK_MC +if MEDIATEK_MC config MTK_DRAMC tristate "MediaTek DRAMC driver" - depends on HAVE_MTK_MC + default y help This option selects the MediaTek DRAMC driver, which provides an interface for reporting the current data rate of DRAM. diff --git a/drivers/memory/mediatek/mtk-dramc.c b/drivers/memory/mediatek/mtk-dramc.c index 9c2c8e187a4a..d452483a98ce 100644 --- a/drivers/memory/mediatek/mtk-dramc.c +++ b/drivers/memory/mediatek/mtk-dramc.c @@ -1,260 +1,133 @@ // SPDX-License-Identifier: GPL-2.0 /* - * Copyright (c) 2024 MediaTek Inc. + * Copyright (c) 2025 MediaTek Inc. */ - +#include +#include +#include +#include #include #include -#include -#include #include #include +#include +#include #include -#include -#include - -static struct platform_device *dramc_pdev; -static struct platform_driver dramc_drv; -static int fmeter_init(struct platform_device *pdev, - struct fmeter_dev_t *fmeter_dev_ptr, unsigned int fmeter_version) +#define POSDIV_PURIFY BIT(2) +#define PREDIV 7 +#define REF_FREQUENCY 26 +#define SHUFFLE_OFFSET 0x700 + +/*--------------------------------------------------------------------------*/ +/* Register Offset */ +/*--------------------------------------------------------------------------*/ +#define DPHY_DVFS_STA 0x0e98 +#define APHY_PHYPLL2 0x0908 +#define APHY_CLRPLL2 0x0928 +#define APHY_PHYPLL3 0x090c +#define APHY_CLRPLL3 0x092c +#define APHY_PHYPLL4 0x0910 +#define APHY_ARPI0 0x0d94 +#define APHY_CA_ARDLL1 0x0d08 +#define APHY_B0_TX0 0x0dc4 + +/*--------------------------------------------------------------------------*/ +/* Register Mask */ +/*--------------------------------------------------------------------------*/ +#define DPHY_DVFS_SHU_LV GENMASK(15, 14) +#define DPHY_DVFS_PLL_SEL GENMASK(25, 25) +#define APHY_PLL2_SDMPCW GENMASK(18, 3) +#define APHY_PLL3_POSDIV GENMASK(13, 11) +#define APHY_PLL4_FBKSEL GENMASK(6, 6) +#define APHY_ARPI0_SOPEN GENMASK(26, 26) +#define APHY_ARDLL1_CK_EN GENMASK(0, 0) +#define APHY_B0_TX0_SER_MODE GENMASK(4, 3) + +static unsigned int read_reg_field(void __iomem *base, unsigned int offset, unsigned int mask) { - struct device_node *dramc_node = pdev->dev.of_node; - int ret; + unsigned int val = readl(base + offset); + unsigned int shift = __ffs(mask); - ret = of_property_read_u32(dramc_node, - "crystal-freq", &(fmeter_dev_ptr->crystal_freq)); - ret |= of_property_read_u32(dramc_node, - "shu-of", &(fmeter_dev_ptr->shu_of)); - ret |= of_property_read_u32_array(dramc_node, - "shu-lv", (unsigned int *)&(fmeter_dev_ptr->shu_lv), 3); - ret |= of_property_read_u32_array(dramc_node, - "pll-id", (unsigned int *)&(fmeter_dev_ptr->pll_id), 3); - ret |= of_property_read_u32_array(dramc_node, - "sdmpcw", (unsigned int *)(fmeter_dev_ptr->sdmpcw), 6); - ret |= of_property_read_u32_array(dramc_node, - "posdiv", (unsigned int *)(fmeter_dev_ptr->posdiv), 6); - ret |= of_property_read_u32_array(dramc_node, - "fbksel", (unsigned int *)(fmeter_dev_ptr->fbksel), 6); - ret |= of_property_read_u32_array(dramc_node, - "dqsopen", (unsigned int *)(fmeter_dev_ptr->dqsopen), 6); - if (fmeter_version == 1) { - fmeter_dev_ptr->version = 1; - ret |= of_property_read_u32_array(dramc_node, - "async-ca", (unsigned int *)(fmeter_dev_ptr->async_ca), 6); - ret |= of_property_read_u32_array(dramc_node, - "dq-ser-mode", (unsigned int *)(fmeter_dev_ptr->dq_ser_mode), 6); - } - return ret; + return (val & mask) >> shift; } -static ssize_t dram_data_rate_show(struct device_driver *driver, char *buf) -{ - return snprintf(buf, PAGE_SIZE, "DRAM data rate = %d\n", - mtk_dramc_get_data_rate()); -} +struct mtk_dramc_pdata { + unsigned int fmeter_version; +}; -static DRIVER_ATTR_RO(dram_data_rate); +struct mtk_dramc_dev_t { + void __iomem *anaphy_base; + void __iomem *ddrphy_base; + const struct mtk_dramc_pdata *pdata; +}; -static int dramc_probe(struct platform_device *pdev) +static int mtk_dramc_probe(struct platform_device *pdev) { - struct device_node *dramc_node = pdev->dev.of_node; - struct dramc_dev_t *dramc_dev_ptr; - unsigned int fmeter_version; - struct resource *res; - unsigned int i, size; + struct mtk_dramc_dev_t *dramc; + const struct mtk_dramc_pdata *pdata; int ret; - pr_info("%s: module probe.\n", __func__); - dramc_pdev = pdev; - dramc_dev_ptr = devm_kmalloc(&pdev->dev, - sizeof(struct dramc_dev_t), GFP_KERNEL); + dramc = devm_kzalloc(&pdev->dev, sizeof(struct mtk_dramc_dev_t), GFP_KERNEL); + if (!dramc) + return dev_err_probe(&pdev->dev, -ENOMEM, "Failed to allocate memory\n"); - if (!dramc_dev_ptr) - return -ENOMEM; + pdata = of_device_get_match_data(&pdev->dev); + if (!pdata) + return dev_err_probe(&pdev->dev, -EINVAL, "No platform data available\n"); - ret = of_property_read_u32(dramc_node, - "support-ch-cnt", &dramc_dev_ptr->support_ch_cnt); - if (ret) { - pr_info("%s: get support_ch_cnt fail\n", __func__); - return -EINVAL; - } + dramc->pdata = pdata; - dramc_dev_ptr->sleep_base = of_iomap(dramc_node, - dramc_dev_ptr->support_ch_cnt * 4); - if (IS_ERR(dramc_dev_ptr->sleep_base)) { - pr_info("%s: unable to map sleep base\n", __func__); - return -EINVAL; - } - - size = sizeof(phys_addr_t) * dramc_dev_ptr->support_ch_cnt; - dramc_dev_ptr->dramc_chn_base_ao = devm_kmalloc(&pdev->dev, - size, GFP_KERNEL); - if (!(dramc_dev_ptr->dramc_chn_base_ao)) - return -ENOMEM; - dramc_dev_ptr->dramc_chn_base_nao = devm_kmalloc(&pdev->dev, - size, GFP_KERNEL); - if (!(dramc_dev_ptr->dramc_chn_base_nao)) - return -ENOMEM; - dramc_dev_ptr->ddrphy_chn_base_ao = devm_kmalloc(&pdev->dev, - size, GFP_KERNEL); - if (!(dramc_dev_ptr->ddrphy_chn_base_ao)) - return -ENOMEM; - dramc_dev_ptr->ddrphy_chn_base_nao = devm_kmalloc(&pdev->dev, - size, GFP_KERNEL); - if (!(dramc_dev_ptr->ddrphy_chn_base_nao)) - return -ENOMEM; - - for (i = 0; i < dramc_dev_ptr->support_ch_cnt; i++) { - res = platform_get_resource(pdev, IORESOURCE_MEM, i); - dramc_dev_ptr->dramc_chn_base_ao[i] = - devm_ioremap_resource(&pdev->dev, res); - if (IS_ERR(dramc_dev_ptr->dramc_chn_base_ao[i])) { - pr_info("%s: unable to map ch%d DRAMC AO base\n", - __func__, i); - return -EINVAL; - } - - res = platform_get_resource(pdev, IORESOURCE_MEM, - i + dramc_dev_ptr->support_ch_cnt); - dramc_dev_ptr->dramc_chn_base_nao[i] = - devm_ioremap_resource(&pdev->dev, res); - if (IS_ERR(dramc_dev_ptr->dramc_chn_base_nao[i])) { - pr_info("%s: unable to map ch%d DRAMC NAO base\n", - __func__, i); - return -EINVAL; - } - - res = platform_get_resource(pdev, IORESOURCE_MEM, - i + dramc_dev_ptr->support_ch_cnt * 2); - dramc_dev_ptr->ddrphy_chn_base_ao[i] = - devm_ioremap_resource(&pdev->dev, res); - if (IS_ERR(dramc_dev_ptr->ddrphy_chn_base_ao[i])) { - pr_info("%s: unable to map ch%d DDRPHY AO base\n", - __func__, i); - return -EINVAL; - } - - res = platform_get_resource(pdev, IORESOURCE_MEM, - i + dramc_dev_ptr->support_ch_cnt * 3); - dramc_dev_ptr->ddrphy_chn_base_nao[i] = - devm_ioremap_resource(&pdev->dev, res); - if (IS_ERR(dramc_dev_ptr->ddrphy_chn_base_nao[i])) { - pr_info("%s: unable to map ch%d DDRPHY NAO base\n", - __func__, i); - return -EINVAL; - } + dramc->anaphy_base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(dramc->anaphy_base)) { + ret = PTR_ERR(dramc->anaphy_base); + return dev_err_probe(&pdev->dev, ret, "Unable to map DDRPHY NAO base\n"); } - ret = of_property_read_u32(dramc_node, "fmeter-version", &fmeter_version); - if (ret) { - pr_info("%s: get fmeter_version fail\n", __func__); - return -EINVAL; - } - pr_info("%s: fmeter_version(%d)\n", __func__, fmeter_version); - - if (fmeter_version == 1) { - dramc_dev_ptr->fmeter_dev_ptr = devm_kmalloc(&pdev->dev, - sizeof(struct fmeter_dev_t), - GFP_KERNEL); - if (!(dramc_dev_ptr->fmeter_dev_ptr)) { - pr_info("%s: memory alloc fail\n", __func__); - return -ENOMEM; - } - ret = fmeter_init(pdev, dramc_dev_ptr->fmeter_dev_ptr, fmeter_version); - if (ret) { - pr_info("%s: fmeter_init fail\n", __func__); - return -EINVAL; - } - } else { - dramc_dev_ptr->fmeter_dev_ptr = NULL; + dramc->ddrphy_base = devm_platform_ioremap_resource(pdev, 1); + if (IS_ERR(dramc->ddrphy_base)) { + ret = PTR_ERR(dramc->ddrphy_base); + return dev_err_probe(&pdev->dev, ret, "Unable to map DDRPHY AO base\n"); } - ret = driver_create_file(pdev->dev.driver, &driver_attr_dram_data_rate); - if (ret) { - pr_info("%s: fail to create dram_data_rate sysfs\n", __func__); - return ret; - } - - platform_set_drvdata(pdev, dramc_dev_ptr); - pr_info("%s: DRAM data rate = %d\n", __func__, - mtk_dramc_get_data_rate()); - return ret; + platform_set_drvdata(pdev, dramc); + return 0; } -static unsigned int fmeter_v1(struct dramc_dev_t *dramc_dev_ptr) +static unsigned int mtk_fmeter_v1(struct mtk_dramc_dev_t *dramc) { - struct fmeter_dev_t *fmeter_dev_ptr = - (struct fmeter_dev_t *)dramc_dev_ptr->fmeter_dev_ptr; - unsigned int shu_lv_val; - unsigned int pll_id_val; - unsigned int sdmpcw_val; - unsigned int posdiv_val; - unsigned int ckdiv4_val; - unsigned int offset; - unsigned int vco_freq; - unsigned int fbksel; - unsigned int dqsopen; - unsigned int async_ca; - unsigned int dq_ser_mode; - - shu_lv_val = (readl(dramc_dev_ptr->ddrphy_chn_base_ao[0] + - fmeter_dev_ptr->shu_lv.offset) & - fmeter_dev_ptr->shu_lv.mask) >> - fmeter_dev_ptr->shu_lv.shift; - - pll_id_val = (readl(dramc_dev_ptr->ddrphy_chn_base_ao[0] + - fmeter_dev_ptr->pll_id.offset) & - fmeter_dev_ptr->pll_id.mask) >> - fmeter_dev_ptr->pll_id.shift; - - offset = fmeter_dev_ptr->sdmpcw[pll_id_val].offset + - fmeter_dev_ptr->shu_of * shu_lv_val; - sdmpcw_val = (readl(dramc_dev_ptr->ddrphy_chn_base_nao[0] + offset) & - fmeter_dev_ptr->sdmpcw[pll_id_val].mask) >> - fmeter_dev_ptr->sdmpcw[pll_id_val].shift; - - offset = fmeter_dev_ptr->posdiv[pll_id_val].offset + - fmeter_dev_ptr->shu_of * shu_lv_val; - posdiv_val = (readl(dramc_dev_ptr->ddrphy_chn_base_nao[0] + offset) & - fmeter_dev_ptr->posdiv[pll_id_val].mask) >> - fmeter_dev_ptr->posdiv[pll_id_val].shift; - - offset = fmeter_dev_ptr->fbksel[pll_id_val].offset + - fmeter_dev_ptr->shu_of * shu_lv_val; - fbksel = (readl(dramc_dev_ptr->ddrphy_chn_base_nao[0] + offset) & - fmeter_dev_ptr->fbksel[pll_id_val].mask) >> - fmeter_dev_ptr->fbksel[pll_id_val].shift; - - offset = fmeter_dev_ptr->dqsopen[pll_id_val].offset + - fmeter_dev_ptr->shu_of * shu_lv_val; - dqsopen = (readl(dramc_dev_ptr->ddrphy_chn_base_nao[0] + offset) & - fmeter_dev_ptr->dqsopen[pll_id_val].mask) >> - fmeter_dev_ptr->dqsopen[pll_id_val].shift; - - offset = fmeter_dev_ptr->async_ca[pll_id_val].offset + - fmeter_dev_ptr->shu_of * shu_lv_val; - async_ca = (readl(dramc_dev_ptr->ddrphy_chn_base_nao[0] + offset) & - fmeter_dev_ptr->async_ca[pll_id_val].mask) >> - fmeter_dev_ptr->async_ca[pll_id_val].shift; - - offset = fmeter_dev_ptr->dq_ser_mode[pll_id_val].offset + - fmeter_dev_ptr->shu_of * shu_lv_val; - dq_ser_mode = (readl(dramc_dev_ptr->ddrphy_chn_base_nao[0] + offset) & - fmeter_dev_ptr->dq_ser_mode[pll_id_val].mask) >> - fmeter_dev_ptr->dq_ser_mode[pll_id_val].shift; - ckdiv4_val = (dq_ser_mode == 1); // 1: DIV4, 2: DIV8, 3: DIV16 - - posdiv_val &= ~(0x4); - - vco_freq = ((fmeter_dev_ptr->crystal_freq) * - (sdmpcw_val >> 7)) >> posdiv_val >> 1 >> ckdiv4_val - << fbksel; - - if ((dqsopen == 1) && (async_ca == 1)) - vco_freq >>= 1; - - return vco_freq; + unsigned int shu_level, pll_sel, offset; + unsigned int sdmpcw, posdiv, ckdiv4, fbksel, sopen, async_ca, ser_mode; + unsigned int perdiv_freq, posdiv_freq, vco_freq; + unsigned int final_rate; + + shu_level = read_reg_field(dramc->ddrphy_base, DPHY_DVFS_STA, DPHY_DVFS_SHU_LV); + pll_sel = read_reg_field(dramc->ddrphy_base, DPHY_DVFS_STA, DPHY_DVFS_PLL_SEL); + offset = SHUFFLE_OFFSET * shu_level; + + sdmpcw = read_reg_field(dramc->anaphy_base, + ((pll_sel == 0) ? APHY_PHYPLL2 : APHY_CLRPLL2) + offset, + APHY_PLL2_SDMPCW); + posdiv = read_reg_field(dramc->anaphy_base, + ((pll_sel == 0) ? APHY_PHYPLL3 : APHY_CLRPLL3) + offset, + APHY_PLL3_POSDIV); + fbksel = read_reg_field(dramc->anaphy_base, APHY_PHYPLL4 + offset, APHY_PLL4_FBKSEL); + sopen = read_reg_field(dramc->anaphy_base, APHY_ARPI0 + offset, APHY_ARPI0_SOPEN); + async_ca = read_reg_field(dramc->anaphy_base, APHY_CA_ARDLL1 + offset, APHY_ARDLL1_CK_EN); + ser_mode = read_reg_field(dramc->anaphy_base, APHY_B0_TX0 + offset, APHY_B0_TX0_SER_MODE); + + ckdiv4 = (ser_mode == 1) ? 1 : 0; + posdiv &= ~(POSDIV_PURIFY); + + perdiv_freq = REF_FREQUENCY * (sdmpcw >> PREDIV); + posdiv_freq = (perdiv_freq >> posdiv) >> 1; + vco_freq = posdiv_freq << fbksel; + final_rate = vco_freq >> ckdiv4; + + if (sopen == 1 && async_ca == 1) + final_rate >>= 1; + + return final_rate; } /* @@ -262,64 +135,62 @@ static unsigned int fmeter_v1(struct dramc_dev_t *dramc_dev_ptr) * * Returns DRAM data rate (MB/s) */ -unsigned int mtk_dramc_get_data_rate(void) +static unsigned int mtk_dramc_get_data_rate(struct device *dev) { - struct dramc_dev_t *dramc_dev_ptr; - struct fmeter_dev_t *fmeter_dev_ptr; + struct mtk_dramc_dev_t *dramc_dev = dev_get_drvdata(dev); - if (!dramc_pdev) - return 0; - - dramc_dev_ptr = - (struct dramc_dev_t *)platform_get_drvdata(dramc_pdev); + if (!dramc_dev) { + dev_err(dev, "DRAMC device data not found\n"); + return -EINVAL; + } - fmeter_dev_ptr = (struct fmeter_dev_t *)dramc_dev_ptr->fmeter_dev_ptr; - if (!fmeter_dev_ptr) - return 0; + if (dramc_dev->pdata) { + if (dramc_dev->pdata->fmeter_version == 1) + return mtk_fmeter_v1(dramc_dev); - if (fmeter_dev_ptr->version == 1) - return fmeter_v1(dramc_dev_ptr); - return 0; + dev_err(dev, "Unsupported fmeter version\n"); + return -EINVAL; + } + dev_err(dev, "DRAMC platform data not found\n"); + return -EINVAL; } -EXPORT_SYMBOL(mtk_dramc_get_data_rate); -static int dramc_remove(struct platform_device *pdev) +static ssize_t dram_data_rate_show(struct device *dev, + struct device_attribute *attr, char *buf) { - dramc_pdev = NULL; - - return 0; + return snprintf(buf, PAGE_SIZE, "DRAM data rate = %u\n", + mtk_dramc_get_data_rate(dev)); } -static const struct of_device_id dramc_of_ids[] = { - {.compatible = "mediatek,common-dramc",}, +static DEVICE_ATTR_RO(dram_data_rate); + +static struct attribute *mtk_dramc_attrs[] = { + &dev_attr_dram_data_rate.attr, + NULL +}; +ATTRIBUTE_GROUPS(mtk_dramc); + +static const struct mtk_dramc_pdata dramc_pdata_mt8196 = { + .fmeter_version = 1 +}; + +static const struct of_device_id mtk_dramc_of_ids[] = { + { .compatible = "mediatek,mt8196-dramc", .data = &dramc_pdata_mt8196 }, {} }; +MODULE_DEVICE_TABLE(of, mtk_dramc_of_ids); -static struct platform_driver dramc_drv = { - .probe = dramc_probe, - .remove = dramc_remove, +static struct platform_driver mtk_dramc_driver = { + .probe = mtk_dramc_probe, .driver = { - .name = "dramc_drv", - .owner = THIS_MODULE, - .of_match_table = dramc_of_ids, + .name = "mtk_dramc_drv", + .of_match_table = mtk_dramc_of_ids, + .dev_groups = mtk_dramc_groups, }, }; -static int __init dramc_drv_init(void) -{ - int ret; - - ret = platform_driver_register(&dramc_drv); - if (ret) { - pr_info("%s: init fail, ret 0x%x\n", __func__, ret); - return ret; - } - - return ret; -} - -module_init(dramc_drv_init); +module_platform_driver(mtk_dramc_driver); -MODULE_AUTHOR("Mediatek Corporation"); -MODULE_DESCRIPTION("MediaTek DRAMC Driver"); +MODULE_AUTHOR("Crystal Guo "); +MODULE_DESCRIPTION("MediaTek DRAM Controller Driver"); MODULE_LICENSE("GPL"); diff --git a/include/linux/soc/mediatek/mtk-dramc.h b/include/linux/soc/mediatek/mtk-dramc.h deleted file mode 100644 index 95e7dbfe7d0e..000000000000 --- a/include/linux/soc/mediatek/mtk-dramc.h +++ /dev/null @@ -1,41 +0,0 @@ -/* SPDX-License-Identifier: GPL-2.0 */ -/* - * Copyright (c) 2019 MediaTek Inc. - */ - -#ifndef __MTK_DRAMC_H__ -#define __MTK_DRAMC_H__ - -struct reg_ctrl_t { - unsigned int offset; - unsigned int mask; - unsigned int shift; -}; - -struct fmeter_dev_t { - unsigned int version; - unsigned int crystal_freq; - unsigned int shu_of; - struct reg_ctrl_t shu_lv; - struct reg_ctrl_t pll_id; - struct reg_ctrl_t sdmpcw[2]; - struct reg_ctrl_t posdiv[2]; - struct reg_ctrl_t fbksel[2]; - struct reg_ctrl_t dqsopen[2]; - struct reg_ctrl_t async_ca[2]; - struct reg_ctrl_t dq_ser_mode[2]; -}; - -struct dramc_dev_t { - unsigned int support_ch_cnt; - void __iomem **dramc_chn_base_ao; - void __iomem **dramc_chn_base_nao; - void __iomem **ddrphy_chn_base_ao; - void __iomem **ddrphy_chn_base_nao; - void __iomem *sleep_base; - void *fmeter_dev_ptr; -}; - -unsigned int mtk_dramc_get_data_rate(void); - -#endif /* __MTK_DRAMC_H__ */ From patchwork Thu Feb 6 12:16:09 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?Q3J5c3RhbCBHdW8gKOmDreaZtik=?= X-Patchwork-Id: 13962981 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B6492C02194 for ; Thu, 6 Feb 2025 12:21:57 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type: Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date :Subject:CC:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=xRnnqccViHY7/lghQF8XBSkl+CSYtWIn8P+USXrKzcc=; b=skBnKxy2b+JmVD9g6vwQ4yh4Br 25etA4i3x+5/fm/M4nE9Pxu05TlSxsTwxRXOxi22MhwlfIJJdxmUiCjHYySWd2iojjYoYlbAMtiWT jeRkdaO6KSOKQXCUC1MkcaY0EXyh3ZPqVcTfMNhHUEVoLaIAx9VrisKUhKYHqwbGSjLlfgfLOzbs2 9zo2//yVotb/oIxtBJAs0/HLf7SWSvbabJl5mZF+SsHxIBLPGokDODZNzY4enUgsmQgxaywekutKG z2fkfIWxB6TU0qxzRlYD/2sIAKwhRHEG02RfRqQ7eVejSYCMgJMLlBNT/HgC0/+yRz+Kpz9l89dtl 0fpywejg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tg0t1-00000006GCS-2EpD; Thu, 06 Feb 2025 12:21:39 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tg0oF-00000006FHx-23Eb; Thu, 06 Feb 2025 12:16:44 +0000 X-UUID: 35f933c0e48411ef82ff63e91e7eb18c-20250206 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=xRnnqccViHY7/lghQF8XBSkl+CSYtWIn8P+USXrKzcc=; b=evF1VNiYvi7/7ZTNV9HxDthbEnLebT1Gh6AXoG7yn1eLDRCQ6WJaiyNKnlmflnQVJMnwCB8gzPbur8GnUFX4HwxgAWZsGdfaKzIxZ0OkipBW/c22FA1LtLPhcrjRVEFRSbuSxCL4AOEEOF/IHU2htRYt1QJWJRZ5cYF0DmqHHFQ=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.46,REQID:1c6a2498-48bb-4be8-8028-5b79632c2eb6,IP:0,U RL:25,TC:0,Content:0,EDM:-25,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTI ON:release,TS:0 X-CID-META: VersionHash:60aa074,CLOUDID:003b3fff-c190-4cfe-938d-595d7f10e0dc,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|50,EDM:1| 19,IP:nil,URL:11|1,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA :0,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR,TF_CID_SPAM_ULN X-UUID: 35f933c0e48411ef82ff63e91e7eb18c-20250206 Received: from mtkmbs14n2.mediatek.inc [(172.21.101.76)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1258812141; Thu, 06 Feb 2025 05:16:36 -0700 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by MTKMBS09N2.mediatek.inc (172.21.101.94) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.28; Thu, 6 Feb 2025 20:16:33 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.28 via Frontend Transport; Thu, 6 Feb 2025 20:16:33 +0800 From: Crystal Guo To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Crystal Guo CC: , , , , Subject: [v2,2/2] dt-bindings: memory-controllers: Add MediaTek DRAM controller interface Date: Thu, 6 Feb 2025 20:16:09 +0800 Message-ID: <20250206121629.12186-3-crystal.guo@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250206121629.12186-1-crystal.guo@mediatek.com> References: <20250206121629.12186-1-crystal.guo@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250206_041643_542623_7A50A9EC X-CRM114-Status: GOOD ( 13.66 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org A MediaTek DRAM controller interface to provide the current DDR data rate. Signed-off-by: Crystal Guo --- .../mediatek,common-dramc.yaml | 129 ------------------ .../memory-controllers/mediatek,dramc.yaml | 44 ++++++ 2 files changed, 44 insertions(+), 129 deletions(-) delete mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,common-dramc.yaml create mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,dramc.yaml diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,common-dramc.yaml b/Documentation/devicetree/bindings/memory-controllers/mediatek,common-dramc.yaml deleted file mode 100644 index c9e608c7f183..000000000000 --- a/Documentation/devicetree/bindings/memory-controllers/mediatek,common-dramc.yaml +++ /dev/null @@ -1,129 +0,0 @@ -# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause -# Copyright (c) 2024 MediaTek Inc. -%YAML 1.2 ---- -$id: http://devicetree.org/schemas/memory-controllers/mediatek,common-dramc.yaml# -$schema: http://devicetree.org/meta-schemas/core.yaml# - -title: MediaTek Common DRAMC (DRAM Controller) - -maintainers: - - Crystal Guo - -description: | - The DRAM controller of MediaTek SoC provides an interface to - get the current data rate of DRAM. - -properties: - compatible: - const: mediatek,common-dramc - - reg: - minItems: 9 - items: - - description: DRAMC_AO_CHA_BASE - - description: DRAMC_AO_CHB_BASE - - description: DRAMC_AO_CHC_BASE - - description: DRAMC_AO_CHD_BASE - - description: DRAMC_NAO_CHA_BASE - - description: DRAMC_NAO_CHB_BASE - - description: DRAMC_NAO_CHC_BASE - - description: DRAMC_NAO_CHD_BASE - - description: DDRPHY_AO_CHA_BASE - - description: DDRPHY_AO_CHB_BASE - - description: DDRPHY_AO_CHC_BASE - - description: DDRPHY_AO_CHD_BASE - - description: DDRPHY_NAO_CHA_BASE - - description: DDRPHY_NAO_CHB_BASE - - description: DDRPHY_NAO_CHC_BASE - - description: DDRPHY_NAO_CHD_BASE - - description: SLEEP_BASE - - support-ch-cnt: - maxItems: 1 - - fmeter-version: - maxItems: 1 - description: - Fmeter version for calculating dram data rate - - crystal-freq: - maxItems: 1 - description: - Reference clock rate in MHz - - shu-of: - maxItems: 1 - - pll-id: true - shu-lv: true - sdmpcw: true - posdiv: true - fbksel: true - dqsopen: true - async-ca: true - dq-ser-mode: true - -required: - - compatible - - reg - - support-ch-cnt - - fmeter-version - - crystal-freq - - pll-id - - shu-lv - - shu-of - - sdmpcw - - posdiv - - fbksel - - dqsopen - - async-ca - - dq-ser-mode - -additionalProperties: false - -examples: - - | - soc { - #address-cells = <2>; - #size-cells = <2>; - - dramc: dramc@10230000 { - compatible = "mediatek,common-dramc"; - reg = <0 0x10230000 0 0x2000>, /* DRAMC_AO_CHA_BASE */ - <0 0x10240000 0 0x2000>, /* DRAMC_AO_CHB_BASE */ - <0 0x10250000 0 0x2000>, /* DRAMC_AO_CHC_BASE */ - <0 0x10260000 0 0x2000>, /* DRAMC_AO_CHD_BASE */ - <0 0x10234000 0 0x1000>, /* DRAMC_NAO_CHA_BASE */ - <0 0x10244000 0 0x1000>, /* DRAMC_NAO_CHB_BASE */ - <0 0x10254000 0 0x1000>, /* DRAMC_NAO_CHC_BASE */ - <0 0x10264000 0 0x1000>, /* DRAMC_NAO_CHD_BASE */ - <0 0x10238000 0 0x2000>, /* DDRPHY_AO_CHA_BASE */ - <0 0x10248000 0 0x2000>, /* DDRPHY_AO_CHB_BASE */ - <0 0x10258000 0 0x2000>, /* DDRPHY_AO_CHC_BASE */ - <0 0x10268000 0 0x2000>, /* DDRPHY_AO_CHD_BASE */ - <0 0x10236000 0 0x2000>, /* DDRPHY_NAO_CHA_BASE */ - <0 0x10246000 0 0x2000>, /* DDRPHY_NAO_CHB_BASE */ - <0 0x10256000 0 0x2000>, /* DDRPHY_NAO_CHC_BASE */ - <0 0x10266000 0 0x2000>, /* DDRPHY_NAO_CHD_BASE */ - <0 0x10006000 0 0x1000>; /* SLEEP_BASE */ - support-ch-cnt = <4>; - fmeter-version = <1>; - crystal-freq = <26>; - pll-id = <0x0e98 0x02000000 25>; - shu-lv = <0x0e98 0x0000c000 14>; - shu-of = <0x700>; - sdmpcw = <0x0908 0x0007fff8 3>, - <0x0928 0x0007fff8 3>; - posdiv = <0x090c 0x00003800 11>, - <0x092c 0x00003800 11>; - fbksel = <0x0910 0x00000040 6>, - <0x0910 0x00000040 6>; - dqsopen = <0x0d94 0x04000000 26>, - <0x0d94 0x04000000 26>; - async-ca = <0x0d08 0x00000001 0>, - <0x0d08 0x00000001 0>; - dq-ser-mode = <0x0dc4 0x00000018 3>, - <0x0dc4 0x00000018 3>; - }; - }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,dramc.yaml b/Documentation/devicetree/bindings/memory-controllers/mediatek,dramc.yaml new file mode 100644 index 000000000000..8bdacfc36cb5 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/mediatek,dramc.yaml @@ -0,0 +1,44 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (c) 2025 MediaTek Inc. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/memory-controllers/mediatek,dramc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek DRAM Controller (DRAMC) + +maintainers: + - Crystal Guo + +description: + A MediaTek DRAM controller interface to provide the current data rate of DRAM. + +properties: + compatible: + items: + - enum: + - mediatek,mt8196-dramc + + reg: + items: + - description: anaphy registers + - description: ddrphy registers + +additionalProperties: false + +required: + - compatible + - reg + +examples: + - | + soc { + #address-cells = <2>; + #size-cells = <2>; + + memory-controller@10236000 { + compatible = "mediatek,mt8196-dramc"; + reg = <0 0x10236000 0 0x2000>, + <0 0x10238000 0 0x2000>; + }; + };