From patchwork Wed Feb 12 22:43:33 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13972552 Received: from mail-ed1-f44.google.com (mail-ed1-f44.google.com [209.85.208.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A70E720408A for ; Wed, 12 Feb 2025 22:43:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400239; cv=none; b=YMbF+j7eocmuvNBGerKAuzLB1pWUkgjK7b/3Yw9D0micKnP+33LRfyCHFQW0H6ByjQWyZCfXqkFQZYk/SeRr0C7KiBTNxCyUrHtzbQjLoOLPOmtabenp9JjlMVtkPbJ7yFb5hfXAWP5/GZ5GMe4flCMnjVgifWF7ChzwDZFC7Ck= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400239; c=relaxed/simple; bh=xD1gNAlM7j8I/eKX+AMvZDpu50fQDDdi+/bb/Zx9Ik0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hGIdJW/XzAV0eHDHPog2a1aGr0TNvZyLBHWIFP6gjBWxnjLgo1HdipoqtUBmSsO1rfkH7BPXIkO049kFXKf7SYI+yTmmLNq1EaUyq8/XwjfKC7RZ4x2QkQbLGHKJ0odkW+aMFccSdgktt9vyqO7o2S91TNBdgnji9yln6ZOIbQc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=DSrhqxsw; arc=none smtp.client-ip=209.85.208.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="DSrhqxsw" Received: by mail-ed1-f44.google.com with SMTP id 4fb4d7f45d1cf-5dccaaca646so477527a12.0 for ; Wed, 12 Feb 2025 14:43:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739400236; x=1740005036; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=WE/cgoI3XjiUZu3YMqrUwPFzZJu1ed8g0cHOG/w2zWM=; b=DSrhqxsw1D/+eJXuEOUTFoCLBuobRxsgjuDt/86+t98Hz/vMu+L9/UfzpjkeoO2yOb RbteBVAsFSMDiV7BhhTq8ESgM7Es1+rHKSc6ej31Bio3w93kpfyD3tfDYeqgxD0wWBGu d9wp9o/l2KL77pwgsmj1Z6dlPVFtCcJYOPW2FOG9QqWqY84SDl5ThrxwpJvJt2VNGd++ bMcS98ZvrbnJYZjuwblhDHi48il5pcvU7GWHpbhVixZX0H4NrAu/RrYRVjdOJ/suXynZ ps2DvueKQRHPJNkBPyIzuK3Q2PgbgU3q3pJAl9FjjN6JXv8NEblEAqSL/wL7aRkqR6ER aivQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739400236; x=1740005036; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=WE/cgoI3XjiUZu3YMqrUwPFzZJu1ed8g0cHOG/w2zWM=; b=iNq+q8eMXnQcE8wSh3Bx5wS05JT0mn59WuTkHxmXex2GHN04g4QFv4mo6fKwEihyeF RqgWp9AAhE52GUACMagGNh3DNa6ubhwjcp+l5I+5CCG4kNyRb9pDFFVD25lvAP6y1v3m q3pwyIeO8smOxI4zD5QA6BptCkVbFIdxAtQjsb7QcA2w83r+3XKr0lgBVslxjUTcgDTN /fUrHr5Bghso6uexTQZVNxzhPxs34AZSlPnzrfsMGQJKRCGnBr/WxZZv2qoGGuBfWmqZ UKlUeBjIf+A+l9QR4NskrhWeHgr4/cy/EwpUu1+EOfkx9t8t7JjLaHiUhNLxv6Po4OQE LmWw== X-Gm-Message-State: AOJu0Yy4c1EMrZlY1gcBGdZOEx2zgWFNxg35j4MGfTty689CN63YgpnN Fw25Jk5wLeT5GMrKIzIEngAPLzgr9YSRgJPn3+bN32XIMHkvH0bxpUFQWgwn X-Gm-Gg: ASbGncucNs/RXe5IhvfvfcH6mqLWhGpmUtC3zM/0kkrYh/kH6/wfKaEHS8CcXkxzV0B 0H9TJui9VC+Zj2Dcb9s4vcbfwhEYd6fP0W7Jc1+lk8Kf7fHGUfvR7y/Uz0ryOaUYft35YbRsht7 tf0HO9zp7HzCUyuikQVn8KmLw/IKzrlYneNzCiVKp8bYA9H50AYi+qn1VV7FIfmRx+kpeOAB+xz clFHBdu8GF7+zTA2BM/mQgGmgr7b0iGI65M5VPM/ePCiVZb4XjugmZgYAqXactNgYe+b4/CzoeT /Vm6N96GPTIcacyNVJR3qGbjvE5H X-Google-Smtp-Source: AGHT+IFN9XF8EZ92QMiKmnbLf4/Rat6pk17BU7M2pgykUu0O+QYh9n1KLF+iT79Azz1pMcRQF5D5Rg== X-Received: by 2002:a05:6402:26d2:b0:5d9:a5b:d84c with SMTP id 4fb4d7f45d1cf-5decba35568mr532900a12.3.1739400235594; Wed, 12 Feb 2025 14:43:55 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece1b4e02sm119914a12.3.2025.02.12.14.43.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Feb 2025 14:43:55 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Arnd Bergmann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jisheng Zhang , Chao Wei Subject: [PATCH v3 1/7] riscv: dts: sophgo: cv18xx: Move RiscV-specific part into SoCs' .dtsi files Date: Wed, 12 Feb 2025 23:43:33 +0100 Message-ID: <20250212224347.1767819-2-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> References: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Make the peripheral device tree re-usable on ARM64 platform by moving CPU core and interrupt controllers' parts into new cv18xx-cpu.dtsi and cv18xx-intc.dtsi. Add SOC_PERIPHERAL_IRQ() macro which explicitly maps peripheral nubering into "plic" interrupt-controller numbering. On RiscV side this patch has been dtc-compile-tested only. IRQ numbers substitution with SOC_PERIPHERAL_IRQ() has been scripted in vim. Signed-off-by: Alexander Sverdlin --- Changelog: v3: - &cpus node has been moved into cv18xx-cpu.dtsi, &plic and &clint nodes were moved into cv18xx-intc.dtsi to reduce code duplication; v2: - instead of carving out peripherals' part, carve out ARCH-specifics (CPU core, interrupt controllers) and spread them among 3 SoC .dtsi files which included cv18xx.dtsi; - define a label for the "soc" node and use it in the newly introduced DTs; arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 28 ++++--- arch/riscv/boot/dts/sophgo/cv1812h.dtsi | 28 ++++--- arch/riscv/boot/dts/sophgo/cv181x.dtsi | 2 +- arch/riscv/boot/dts/sophgo/cv18xx-cpu.dtsi | 36 ++++++++ arch/riscv/boot/dts/sophgo/cv18xx-intc.dtsi | 23 ++++++ arch/riscv/boot/dts/sophgo/cv18xx.dtsi | 91 ++++++--------------- arch/riscv/boot/dts/sophgo/sg2002.dtsi | 34 ++++---- 7 files changed, 137 insertions(+), 105 deletions(-) create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-cpu.dtsi create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-intc.dtsi diff --git a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi index aa1f5df100f0..9fb7dd2dab18 100644 --- a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi @@ -3,8 +3,12 @@ * Copyright (C) 2023 Jisheng Zhang */ +#define SOC_PERIPHERAL_IRQ(nr) ((nr) + 16) + #include +#include "cv18xx-cpu.dtsi" #include "cv18xx.dtsi" +#include "cv18xx-intc.dtsi" / { compatible = "sophgo,cv1800b"; @@ -13,17 +17,23 @@ memory@80000000 { device_type = "memory"; reg = <0x80000000 0x4000000>; }; +}; + +&soc { + dma-noncoherent; - soc { - pinctrl: pinctrl@3001000 { - compatible = "sophgo,cv1800b-pinctrl"; - reg = <0x03001000 0x1000>, - <0x05027000 0x1000>; - reg-names = "sys", "rtc"; - }; + pinctrl: pinctrl@3001000 { + compatible = "sophgo,cv1800b-pinctrl"; + reg = <0x03001000 0x1000>, + <0x05027000 0x1000>; + reg-names = "sys", "rtc"; }; }; +&clk { + compatible = "sophgo,cv1800-clk"; +}; + &plic { compatible = "sophgo,cv1800b-plic", "thead,c900-plic"; }; @@ -31,7 +41,3 @@ &plic { &clint { compatible = "sophgo,cv1800b-clint", "thead,c900-clint"; }; - -&clk { - compatible = "sophgo,cv1800-clk"; -}; diff --git a/arch/riscv/boot/dts/sophgo/cv1812h.dtsi b/arch/riscv/boot/dts/sophgo/cv1812h.dtsi index 8a1b95c5116b..f23c4dd6687d 100644 --- a/arch/riscv/boot/dts/sophgo/cv1812h.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv1812h.dtsi @@ -3,10 +3,14 @@ * Copyright (C) 2023 Inochi Amaoto */ +#define SOC_PERIPHERAL_IRQ(nr) ((nr) + 16) + #include #include +#include "cv18xx-cpu.dtsi" #include "cv18xx.dtsi" #include "cv181x.dtsi" +#include "cv18xx-intc.dtsi" / { compatible = "sophgo,cv1812h"; @@ -15,17 +19,23 @@ memory@80000000 { device_type = "memory"; reg = <0x80000000 0x10000000>; }; +}; + +&soc { + dma-noncoherent; - soc { - pinctrl: pinctrl@3001000 { - compatible = "sophgo,cv1812h-pinctrl"; - reg = <0x03001000 0x1000>, - <0x05027000 0x1000>; - reg-names = "sys", "rtc"; - }; + pinctrl: pinctrl@3001000 { + compatible = "sophgo,cv1812h-pinctrl"; + reg = <0x03001000 0x1000>, + <0x05027000 0x1000>; + reg-names = "sys", "rtc"; }; }; +&clk { + compatible = "sophgo,cv1810-clk"; +}; + &plic { compatible = "sophgo,cv1812h-plic", "thead,c900-plic"; }; @@ -33,7 +43,3 @@ &plic { &clint { compatible = "sophgo,cv1812h-clint", "thead,c900-clint"; }; - -&clk { - compatible = "sophgo,cv1810-clk"; -}; diff --git a/arch/riscv/boot/dts/sophgo/cv181x.dtsi b/arch/riscv/boot/dts/sophgo/cv181x.dtsi index 5fd14dd1b14f..bbdb30653e9a 100644 --- a/arch/riscv/boot/dts/sophgo/cv181x.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv181x.dtsi @@ -11,7 +11,7 @@ soc { emmc: mmc@4300000 { compatible = "sophgo,cv1800b-dwcmshc"; reg = <0x4300000 0x1000>; - interrupts = <34 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_AXI4_EMMC>, <&clk CLK_EMMC>; clock-names = "core", "bus"; diff --git a/arch/riscv/boot/dts/sophgo/cv18xx-cpu.dtsi b/arch/riscv/boot/dts/sophgo/cv18xx-cpu.dtsi new file mode 100644 index 000000000000..93fd9e47a195 --- /dev/null +++ b/arch/riscv/boot/dts/sophgo/cv18xx-cpu.dtsi @@ -0,0 +1,36 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2023 Jisheng Zhang + * Copyright (C) 2023 Inochi Amaoto + */ + +/ { + cpus: cpus { + #address-cells = <1>; + #size-cells = <0>; + timebase-frequency = <25000000>; + + cpu0: cpu@0 { + compatible = "thead,c906", "riscv"; + device_type = "cpu"; + reg = <0>; + d-cache-block-size = <64>; + d-cache-sets = <512>; + d-cache-size = <65536>; + i-cache-block-size = <64>; + i-cache-sets = <128>; + i-cache-size = <32768>; + mmu-type = "riscv,sv39"; + riscv,isa = "rv64imafdc"; + riscv,isa-base = "rv64i"; + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", + "zifencei", "zihpm"; + + cpu0_intc: interrupt-controller { + compatible = "riscv,cpu-intc"; + interrupt-controller; + #interrupt-cells = <1>; + }; + }; + }; +}; diff --git a/arch/riscv/boot/dts/sophgo/cv18xx-intc.dtsi b/arch/riscv/boot/dts/sophgo/cv18xx-intc.dtsi new file mode 100644 index 000000000000..90817993a326 --- /dev/null +++ b/arch/riscv/boot/dts/sophgo/cv18xx-intc.dtsi @@ -0,0 +1,23 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2023 Jisheng Zhang + * Copyright (C) 2023 Inochi Amaoto + */ + +&soc { + interrupt-parent = <&plic>; + + plic: interrupt-controller@70000000 { + reg = <0x70000000 0x4000000>; + interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>; + interrupt-controller; + #address-cells = <0>; + #interrupt-cells = <2>; + riscv,ndev = <101>; + }; + + clint: timer@74000000 { + reg = <0x74000000 0x10000>; + interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>; + }; +}; diff --git a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi index c18822ec849f..62c1464a0490 100644 --- a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi @@ -12,47 +12,16 @@ / { #address-cells = <1>; #size-cells = <1>; - cpus: cpus { - #address-cells = <1>; - #size-cells = <0>; - timebase-frequency = <25000000>; - - cpu0: cpu@0 { - compatible = "thead,c906", "riscv"; - device_type = "cpu"; - reg = <0>; - d-cache-block-size = <64>; - d-cache-sets = <512>; - d-cache-size = <65536>; - i-cache-block-size = <64>; - i-cache-sets = <128>; - i-cache-size = <32768>; - mmu-type = "riscv,sv39"; - riscv,isa = "rv64imafdc"; - riscv,isa-base = "rv64i"; - riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", - "zifencei", "zihpm"; - - cpu0_intc: interrupt-controller { - compatible = "riscv,cpu-intc"; - interrupt-controller; - #interrupt-cells = <1>; - }; - }; - }; - osc: oscillator { compatible = "fixed-clock"; clock-output-names = "osc_25m"; #clock-cells = <0>; }; - soc { + soc: soc { compatible = "simple-bus"; - interrupt-parent = <&plic>; #address-cells = <1>; #size-cells = <1>; - dma-noncoherent; ranges; clk: clock-controller@3002000 { @@ -75,7 +44,7 @@ porta: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <60 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -93,7 +62,7 @@ portb: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <61 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -111,7 +80,7 @@ portc: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <62 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -129,7 +98,7 @@ portd: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <63 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -137,7 +106,7 @@ saradc: adc@30f0000 { compatible = "sophgo,cv1800b-saradc"; reg = <0x030f0000 0x1000>; clocks = <&clk CLK_SARADC>; - interrupts = <100 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -162,7 +131,7 @@ i2c0: i2c@4000000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C0>; clock-names = "ref", "pclk"; - interrupts = <49 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -173,7 +142,7 @@ i2c1: i2c@4010000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C1>; clock-names = "ref", "pclk"; - interrupts = <50 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -184,7 +153,7 @@ i2c2: i2c@4020000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C2>; clock-names = "ref", "pclk"; - interrupts = <51 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -195,7 +164,7 @@ i2c3: i2c@4030000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C3>; clock-names = "ref", "pclk"; - interrupts = <52 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -206,14 +175,14 @@ i2c4: i2c@4040000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C4>; clock-names = "ref", "pclk"; - interrupts = <53 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; uart0: serial@4140000 { compatible = "snps,dw-apb-uart"; reg = <0x04140000 0x100>; - interrupts = <44 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART0>, <&clk CLK_APB_UART0>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -224,7 +193,7 @@ uart0: serial@4140000 { uart1: serial@4150000 { compatible = "snps,dw-apb-uart"; reg = <0x04150000 0x100>; - interrupts = <45 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART1>, <&clk CLK_APB_UART1>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -235,7 +204,7 @@ uart1: serial@4150000 { uart2: serial@4160000 { compatible = "snps,dw-apb-uart"; reg = <0x04160000 0x100>; - interrupts = <46 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART2>, <&clk CLK_APB_UART2>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -246,7 +215,7 @@ uart2: serial@4160000 { uart3: serial@4170000 { compatible = "snps,dw-apb-uart"; reg = <0x04170000 0x100>; - interrupts = <47 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART3>, <&clk CLK_APB_UART3>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -261,7 +230,7 @@ spi0: spi@4180000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI0>; clock-names = "ssi_clk", "pclk"; - interrupts = <54 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -272,7 +241,7 @@ spi1: spi@4190000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI1>; clock-names = "ssi_clk", "pclk"; - interrupts = <55 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -283,7 +252,7 @@ spi2: spi@41a0000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI2>; clock-names = "ssi_clk", "pclk"; - interrupts = <56 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -294,14 +263,14 @@ spi3: spi@41b0000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI3>; clock-names = "ssi_clk", "pclk"; - interrupts = <57 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; uart4: serial@41c0000 { compatible = "snps,dw-apb-uart"; reg = <0x041c0000 0x100>; - interrupts = <48 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART4>, <&clk CLK_APB_UART4>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -312,7 +281,7 @@ uart4: serial@41c0000 { sdhci0: mmc@4310000 { compatible = "sophgo,cv1800b-dwcmshc"; reg = <0x4310000 0x1000>; - interrupts = <36 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_AXI4_SD0>, <&clk CLK_SD0>; clock-names = "core", "bus"; @@ -322,7 +291,7 @@ sdhci0: mmc@4310000 { sdhci1: mmc@4320000 { compatible = "sophgo,cv1800b-dwcmshc"; reg = <0x4320000 0x1000>; - interrupts = <38 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_AXI4_SD1>, <&clk CLK_SD1>; clock-names = "core", "bus"; @@ -332,7 +301,7 @@ sdhci1: mmc@4320000 { dmac: dma-controller@4330000 { compatible = "snps,axi-dma-1.01a"; reg = <0x04330000 0x1000>; - interrupts = <29 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_SDMA_AXI>, <&clk CLK_SDMA_AXI>; clock-names = "core-clk", "cfgr-clk"; #dma-cells = <1>; @@ -344,19 +313,5 @@ dmac: dma-controller@4330000 { snps,data-width = <4>; status = "disabled"; }; - - plic: interrupt-controller@70000000 { - reg = <0x70000000 0x4000000>; - interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>; - interrupt-controller; - #address-cells = <0>; - #interrupt-cells = <2>; - riscv,ndev = <101>; - }; - - clint: timer@74000000 { - reg = <0x74000000 0x10000>; - interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>; - }; }; }; diff --git a/arch/riscv/boot/dts/sophgo/sg2002.dtsi b/arch/riscv/boot/dts/sophgo/sg2002.dtsi index 7f79de33163c..b3a4b99a3ecb 100644 --- a/arch/riscv/boot/dts/sophgo/sg2002.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2002.dtsi @@ -3,10 +3,14 @@ * Copyright (C) 2024 Thomas Bonnefille */ +#define SOC_PERIPHERAL_IRQ(nr) ((nr) + 16) + #include #include +#include "cv18xx-cpu.dtsi" #include "cv18xx.dtsi" #include "cv181x.dtsi" +#include "cv18xx-intc.dtsi" / { compatible = "sophgo,sg2002"; @@ -15,23 +19,17 @@ memory@80000000 { device_type = "memory"; reg = <0x80000000 0x10000000>; }; - - soc { - pinctrl: pinctrl@3001000 { - compatible = "sophgo,sg2002-pinctrl"; - reg = <0x03001000 0x1000>, - <0x05027000 0x1000>; - reg-names = "sys", "rtc"; - }; - }; }; -&plic { - compatible = "sophgo,sg2002-plic", "thead,c900-plic"; -}; +&soc { + dma-noncoherent; -&clint { - compatible = "sophgo,sg2002-clint", "thead,c900-clint"; + pinctrl: pinctrl@3001000 { + compatible = "sophgo,sg2002-pinctrl"; + reg = <0x03001000 0x1000>, + <0x05027000 0x1000>; + reg-names = "sys", "rtc"; + }; }; &clk { @@ -41,3 +39,11 @@ &clk { &sdhci0 { compatible = "sophgo,sg2002-dwcmshc"; }; + +&plic { + compatible = "sophgo,sg2002-plic", "thead,c900-plic"; +}; + +&clint { + compatible = "sophgo,sg2002-clint", "thead,c900-clint"; +}; From patchwork Wed Feb 12 22:43:34 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13972553 Received: from mail-ed1-f46.google.com (mail-ed1-f46.google.com [209.85.208.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B24AA202F7E for ; Wed, 12 Feb 2025 22:43:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400240; cv=none; b=krUu//7p8ZvOoBfhGVB4S1i234yL+hDPgkZJ+dOoQmy7cpoZN2OWm99EPGnqkQifK7kHFWoWgp/pYDzVg3DdxMYGvgZoaiQs4y38hslnD60wW+KA1Yh0MqYxD1oyrWF5lBWvUE64qtgEWFPGR86SrfIYZfNNgN7ldaP2hHlTdmk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400240; c=relaxed/simple; bh=6kwgRI/FlgXZhVdKkCbXIvcA7IIE4FmKk8xsnIfMDuI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eZXPJUjAWrcMSj0wdhDSfFRzfZO7WXxMDQ4KyggiaVv5oNpTn5TyFF6JQVGrok1K602veFrsf5IpFJ2wIdbl0XMzcy5b420gCsQD3iq29qjhYUfUo3jvqPvPVppBFQq2t3bwCXBErhJN8rZIkPwR4NTXqWQAQolcWrsIXC5hDq0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=e7i5Zs/M; arc=none smtp.client-ip=209.85.208.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="e7i5Zs/M" Received: by mail-ed1-f46.google.com with SMTP id 4fb4d7f45d1cf-5debbced002so443233a12.1 for ; Wed, 12 Feb 2025 14:43:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739400237; x=1740005037; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=QZXh53n6VCDql3hZOCr9qqqfbnvH47zg00k2fG55aMs=; b=e7i5Zs/MkbmhmsHlKSA5gHloBO7EK0ukI3C1r0GHS7InxieA4+0P9utVV3Le0LtnYM GSYfP7i8JBU7ODxZF1JBpg1rNnCJPNplJbuxvJv/zmdCW9KvZYzKT6bmOg9HqGqdtys2 vyZFQ4Wg4S+/RZN1tBRVgSjXprqZIZ0pyHOoTDMUG93p3vWcChGJZqFPUD3tT5/dVOfu zntp/ad8MKlYEKm9Km4F0THICWor1G8XFeq7VJao7SEescFEMyz1DP8JBk1jXnV6PVSA ml9UT1Aeumo6cBEBOGDlvjWZ/IJrIDCiNLkgSM+IBJ9hA+IIrOFVU0hCu/QVGCMoNZw1 /RPw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739400237; x=1740005037; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=QZXh53n6VCDql3hZOCr9qqqfbnvH47zg00k2fG55aMs=; b=Djaw96s3r8gbGc5a0jbfkTW+ZV5slnJ+L2QxpK8J3iZK7qv4cR6nG8+7sxh5SLtXCX p5zEn03aNPAz1u4Fja3PjsQ3F60brgWfywTuEbwVFOeQITD3BQgra+mFg7Q8CWmxF8w6 V+s+rQeutdU523PaYVJewpVGHeNC3Qm+7dPAf2bSazCaY4S5O5WgWlStj0MX05D0uEop KH7AwfcTKr8R+0HNo9gjU4NA85a3ck2Yf081akl+A2NrauybKMGWNFor8GGj7hqy/OWE pWjA+i4/LPir4L0k6SwT+M4T7vIJuu6Ocr/2xKwXFXiS0+N/scXYqbq/eOwl4lAD7Am0 pvyg== X-Gm-Message-State: AOJu0YzBUIqBfeayHTfNkN77Ncjh/6AWJnAQ78o/eRRRTYCqxscLRPjO g0Vmj4YKhji2erDil+prqYQMBnmFQ64AODG1aE0qMP3c0eoI6CjfF/onh01K X-Gm-Gg: ASbGnctKuOlYxUv9BoOrZ016fOgSrpVGxAJFmRVw+so64uYC793fmnajhOxt9Yehlzn 0Dj3dIzLfvzYXhy6TTYpiafR8SImpLzc2d5CNYUNHzPw8HcuDJKTQDO0tCf1tWnPhspDO/RaopP jqwkhvYkBMCpjoty3JF5ngJrgWl+L7mco05E5m2dBs4YTK1WAVdm/DHWGblYclwqPatrysamMjr WQzg3sYTdVkHmNS182GqhMHh1oUJGfUajvbb6kY9e/k2IiBCnGA8UAwPnCGnKVqQqNNk9stbfZ0 uPCAh26u7bvjwj9ctvK/dzQLMft9 X-Google-Smtp-Source: AGHT+IHBmtagS8Rywtty3nyKWJ5uTo4mUVNCLeloZZ6MDa1HOxfnWgqxmhF80EhBNTH3MA3wmgnX/Q== X-Received: by 2002:a05:6402:4316:b0:5d9:f0d8:22d5 with SMTP id 4fb4d7f45d1cf-5decba8f0d0mr438452a12.13.1739400236755; Wed, 12 Feb 2025 14:43:56 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece1b4e02sm119914a12.3.2025.02.12.14.43.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Feb 2025 14:43:56 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-pm@vger.kernel.org, linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Sebastian Reichel , Arnd Bergmann , Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Conor Dooley Subject: [PATCH v3 2/7] dt-bindings: soc: sophgo: Move SoCs/boards from riscv into soc, add SG2000 Date: Wed, 12 Feb 2025 23:43:34 +0100 Message-ID: <20250212224347.1767819-3-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> References: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Move sophgo.yaml from riscv into soc/sophgo so that it can be shared for all SoCs containing ARM cores as well. This already applies to SG2002. Add SG2000 SoC, Milk-V Duo Module 01 and Milk-V Module 01 EVB. Reviewed-by: Chen Wang Acked-by: Conor Dooley Signed-off-by: Alexander Sverdlin --- Changelog: v3: v2: - patch introduced .../devicetree/bindings/{riscv => soc/sophgo}/sophgo.yaml | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) rename Documentation/devicetree/bindings/{riscv => soc/sophgo}/sophgo.yaml (80%) diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/soc/sophgo/sophgo.yaml similarity index 80% rename from Documentation/devicetree/bindings/riscv/sophgo.yaml rename to Documentation/devicetree/bindings/soc/sophgo/sophgo.yaml index a14cb10ff3f0..5d73d0ccc547 100644 --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml +++ b/Documentation/devicetree/bindings/soc/sophgo/sophgo.yaml @@ -1,7 +1,7 @@ # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- -$id: http://devicetree.org/schemas/riscv/sophgo.yaml# +$id: http://devicetree.org/schemas/soc/sophgo/sophgo.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Sophgo SoC-based boards @@ -26,6 +26,11 @@ properties: - enum: - sophgo,huashan-pi - const: sophgo,cv1812h + - items: + - enum: + - milkv,duo-module-01-evb + - const: milkv,duo-module-01 + - const: sophgo,sg2000 - items: - enum: - sipeed,licheerv-nano-b From patchwork Wed Feb 12 22:43:35 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13972554 Received: from mail-ed1-f48.google.com (mail-ed1-f48.google.com [209.85.208.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8D473204594 for ; Wed, 12 Feb 2025 22:43:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400241; cv=none; b=NHGPYrwiXugkpSz14DpKw1Trr7JZybBcoHAJjAArwbFe8ctpsI+C4QOrZ6S6mclVSrfdAmQNRMM/DNcyzEAr7zxdaZjxiaN0Suu/DcxBa29LK+T+PlRT71WyItYd/BLwKj1Wiwm2bggRxdmH8Zn7Eh2vZllWyOPW6ZTRV8N02+U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400241; c=relaxed/simple; bh=B/NZAXNMpuTU3z3Dt8D45KXiKfShFiznnsLHvMRI4qU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=H9AlQeJp/XWWMkEyg8pEJcRDwdrUkeqNXg3WDdxfvr+eCC9k1qPJQpAjjgRIZ7sraOXUUBVXk0iX7QSBvyfh7d3wuncWa9oEGyJte3cHriRV9syXJhqJ6K4dYGNDsNVjN+KETn8Ltb0cH/4vY4wcddYwqZ9mxd1ZN5rU5eXs0Hk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QW98Xnwb; arc=none smtp.client-ip=209.85.208.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QW98Xnwb" Received: by mail-ed1-f48.google.com with SMTP id 4fb4d7f45d1cf-5dccaaca646so477572a12.0 for ; Wed, 12 Feb 2025 14:43:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739400238; x=1740005038; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=+40mL3jZJ6m57RT2qXKG2PKW8kpulSlmUXjQH5BVdhU=; b=QW98Xnwb8iRr2lmeMEZTva15ZkegiPbbEvWSfI9/AFDv+a94cpdyv3aVyf/4/FrnMh w64rBxs4UXwXuWdCDyv7DTCL9NHi+O9Dd50JgWptuFTbtNxe3cb1OXZoSqlp9D5IQNDm DNnh96Sw/vQw+wEU3EtP2nklV1Mi9SAVRAse/oAjvEUYLL5ZCFk2tbuz5LE8d6CuMfmx zrr8IjNc61cWP3pEl4pUS+bJyENtiMZXG1sTD/LqAu14y2TfQ/ArM8xq6mNVucVDSuB1 LARK8t2IRq0Q5eg9LtlG/EI96iva+M9NeLY+d4g0L7Mi4aVBHqbGMw+w+z8wTSXOlwTz z5jg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739400238; x=1740005038; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=+40mL3jZJ6m57RT2qXKG2PKW8kpulSlmUXjQH5BVdhU=; b=M+TY5WtcXUApxcIoKItepwG5teJXY9xsBXQ23I5Jw7wZ/Yoqw9xJRKhT5ncxx3U+sn IoDMuAA4Ewy1mg1gCp10t/H9woRZu44cCe8sD88GgSwh6PUp9XhhJ9cjvBATOuw0SrX4 MrDIvb8pgU4a9yM2bKVSUTGC5eTNaUykR8QaP4mShElrzuBydiZqK9NWlK/pleOiTPqs G2L45Cj5EPQjaDSDS0Bi4T+uHNDtMU7Q7gWnsqPwASkD2ZqxwSsTIiclDaFD8Nn00nSw o1LR6jlwNgHAyAHrtyRvWgBcNGtdm+8n27e2LRW62fiE3fybNBL6kgOlsWNgcT5X7HIM WkUg== X-Gm-Message-State: AOJu0YwEtwT2KGmHP8bpjkOG993ufspD2yRnYIpNEhhziTnzKlUz2X3o OSSWkAG+CgZYVzmw/hIFnV21GWkluipNlO24QuK3iKDpHRg5ex6X1FbtHPXf X-Gm-Gg: ASbGnct+pXrJCzBaQp3V+fayubRXXJTO7522Pdw355OA7b36Q497uWIsVbzkaPwaquG ML23Ochjt6IYjDb8XPv9uWtjaYrk0lkxIaO0K8wvsBslzmXkvFmGE+OXcsZZHdiBvgWj6+009OY YwSegUplcuZYQCsyZ43XzvPlnkNpWWBSHr/CnNMb4X+JhVJUhe6iEFn3KaTEAWSjYOgkrSRMlaA oni9xaTfadTL6K4ONIEE+LqZdtElYEg98C/q/AT32e9VzlovZwiIjE2mzP2itj3QEL4aStaA04r VEoucUt/S06m7nRquCIR0JqpvYAm X-Google-Smtp-Source: AGHT+IEv+/AzdknABejwMbnqDJnaCwlQfqvJh/OI5EUKfTNWF0GxuzkjTpxXDZ3NzmJ5AaWO5+exLw== X-Received: by 2002:a05:6402:3495:b0:5de:5e08:babd with SMTP id 4fb4d7f45d1cf-5decb8d50f6mr651452a12.11.1739400237691; Wed, 12 Feb 2025 14:43:57 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece1b4e02sm119914a12.3.2025.02.12.14.43.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Feb 2025 14:43:57 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Arnd Bergmann , Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v3 3/7] arm64: dts: sophgo: Add initial SG2000 SoC device tree Date: Wed, 12 Feb 2025 23:43:35 +0100 Message-ID: <20250212224347.1767819-4-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> References: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add initial device tree for the SG2000 SoC by SOPHGO (from ARM64 PoV). Signed-off-by: Alexander Sverdlin --- Changelog: v3: v2: - relocated "memory" node according to DT coding style; - moved GIC node into "soc"; - referring "soc" by label; arch/arm64/boot/dts/sophgo/sg2000.dtsi | 75 ++++++++++++++++++++++++++ 1 file changed, 75 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/sg2000.dtsi diff --git a/arch/arm64/boot/dts/sophgo/sg2000.dtsi b/arch/arm64/boot/dts/sophgo/sg2000.dtsi new file mode 100644 index 000000000000..98c8d300347c --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000.dtsi @@ -0,0 +1,75 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +#define SOC_PERIPHERAL_IRQ(nr) GIC_SPI (nr) + +#include +#include +#include + +/ { + compatible = "sophgo,sg2000"; + interrupt-parent = <&gic>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu@0 { + compatible = "arm,cortex-a53"; + device_type = "cpu"; + reg = <0>; + i-cache-size = <32768>; + d-cache-size = <32768>; + next-level-cache = <&l2>; + }; + + l2: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + cache-size = <0x20000>; + }; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x80000000 0x20000000>; /* 512MiB */ + }; + + pmu { + compatible = "arm,cortex-a53-pmu"; + interrupts = , + ; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + always-on; + clock-frequency = <25000000>; + }; +}; + +&soc { + gic: interrupt-controller@1f01000 { + compatible = "arm,cortex-a15-gic"; + interrupt-controller; + #interrupt-cells = <3>; + reg = <0x01f01000 0x1000>, + <0x01f02000 0x2000>; + }; + + pinctrl: pinctrl@3001000 { + compatible = "sophgo,sg2000-pinctrl"; + reg = <0x03001000 0x1000>, + <0x05027000 0x1000>; + reg-names = "sys", "rtc"; + }; +}; + +&clk { + compatible = "sophgo,sg2000-clk"; +}; From patchwork Wed Feb 12 22:43:36 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13972556 Received: from mail-ed1-f44.google.com (mail-ed1-f44.google.com [209.85.208.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9727D202F7E for ; Wed, 12 Feb 2025 22:44:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400243; cv=none; b=j+6u9vzWodJt9w+rIB04rAuBoLs4HFWf7Vh0w7iYd6KefZUpxHmCq1dMTWFKHfhVwhzVTwcC/3HmmBFhHwDn9NI6svlVByJ037X2ZGrGUuGxo6BcRVB/hj4GJCquum2SwFT25CwhXezoN0/iBppO8bGSKKI6VTH1Mwc6OcZ7O0k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400243; c=relaxed/simple; bh=GDq/EzG6efSIjuAxKcyOcaNWoQlvEShBDR0clYJNdxM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BHB2j6G3yBA3hdhIRiSEJmDDmYTCxfWU/RBaPhayAnfMRbbVBQNH8T4OhjRsRkln3WOc7IFblQ65A12G1jw03bjFfaZBJISOX4IrJ53IrWmGBoPGPIyaaypVW2ZxXgar30HLqmmoIv7BnABYYrgOZ48Sk94VCYPrK47Iy9xll38= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jIvIzBA+; arc=none smtp.client-ip=209.85.208.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jIvIzBA+" Received: by mail-ed1-f44.google.com with SMTP id 4fb4d7f45d1cf-5debbced002so443273a12.1 for ; Wed, 12 Feb 2025 14:44:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739400239; x=1740005039; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=7cipA0zbozY6QT98Voya9/YK5DDhe2fsqlIMhAxSJu8=; b=jIvIzBA+t7aUVaizvUjMGgA8BgNLpZqK7YwMOd70H4oKWn4kkrNOahGV3r6qfa4s0q 3JIrlKnyfjPI6TP2+kJa1QpNEDxiRKZmDG1Qx1YMavRloFhGONLyx34wNrXo+rwjXl4x UPa73bR3XmIuEblKnTWPCWQ+jJA4AomWT3kuIu/39/Ev20DvmaD6w7WaCulDh95buGNC EfJXgL+1TUxkM/hbmrfjOjpECRuZwPVfUwo8hPirsg0pAWkZRtvC5LBlKIViTEdeBuH3 1P8VbaMMqhc86cpNhb8ZlgPPyOEF5rSwC69d1Yp9DuQQRj6LOAx74YfPo8SnLDEH3Ybo KUuQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739400239; x=1740005039; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7cipA0zbozY6QT98Voya9/YK5DDhe2fsqlIMhAxSJu8=; b=wwlpteiaPZLV2eH+YxmKWXU5am6YMUKMXj6pHo+ieZjSNCS3h0+7YThIrZD9Hx7jDt mQBQDaltOoHLYDGHI9BsttYd8Vtj6o+Rge13A80abcI0iqnwsYhzH5RdxhAZLf9QLPgN SEHDopdFEKasmyR9K1F28lpnzkraOKxWTKiJWohrB8FuIebvV3H01AMvbzztS0I3FQ4w dRAx5n8Oz0XKelDi4cYSY/H9b8m4Jvs96ZkD7sX34dDuHcAqWnwONfFSuQvJn7jYKwel eK+Y7NYtzEa/648CZ+ZLs+34eOO2B1nd0fAz5c/IxiMi1NRzV0Wj5pS/PTKpMq07OiIT 8YAQ== X-Gm-Message-State: AOJu0YxDpCxnblghFFXX9c1OPEXQL4D0MLgd1QqjoYVIzuZKSKKds0XO 15QvRJbNDqhFaqV6FnQZLVf6KPRkmvsIxl9GNPR2CZUIoM9m8I0W4EwtwCHn X-Gm-Gg: ASbGncv55BNnHnTCGW7+sRW2ZsnY+AT2hoTWN9xFEjUdi75u8DkpERfnvYClnXG4pYz vpRB6J+Yq1mde9L7VQOWCd6ydkT7X8wQDNOcSnkNWMQDEGXWUDtEMt19n77+s9ilPROUj1LUyQ0 Xt6hpNXrEwvvlqxbpM/CdKwkGW1w+oRSDdsoPlNUfvj/IJKMPbjP6QyEX2orfXkQu0y6fvPmfMr CCHPWbMxcjLV98PhRcMRLxadLe4QbYwMFgJ4lCuKX5OILA4Uk6J9Ho0aQIILTlHvjdE/AiIV0W/ gCl+jm9QBOXTLuGFmf/jDafrssSK X-Google-Smtp-Source: AGHT+IFwthENllbmOrWic3eDqrN776nf1GeDspbhA+7bZKq2ojkemmpLX+XbKy5VdLrDB8EdIzbctw== X-Received: by 2002:a05:6402:3806:b0:5dc:eb2:570d with SMTP id 4fb4d7f45d1cf-5decba35546mr666739a12.2.1739400238531; Wed, 12 Feb 2025 14:43:58 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece1b4e02sm119914a12.3.2025.02.12.14.43.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Feb 2025 14:43:58 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Arnd Bergmann , Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v3 4/7] arm64: dts: sophgo: Add Duo Module 01 Date: Wed, 12 Feb 2025 23:43:36 +0100 Message-ID: <20250212224347.1767819-5-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> References: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The Duo Module 01 is a compact module with integrated SG2000, WI-FI6/BTDM5.4, and eMMC. Add only support for UART and SDHCI. Signed-off-by: Alexander Sverdlin --- Changelog: v3: v2: - sorted all nodes according to DT coding style; - added "compatible" property; - renamed the new .dtsi not to use underscores; - added status = "okay" instead of deleting it; .../sophgo/sg2000-milkv-duo-module-01.dtsi | 85 +++++++++++++++++++ 1 file changed, 85 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi diff --git a/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi new file mode 100644 index 000000000000..bb52cdad990a --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi @@ -0,0 +1,85 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +#include +#include "sg2000.dtsi" + +/ { + model = "Milk-V Duo Module 01"; + compatible = "milkv,duo-module-01", "sophgo,sg2000"; + + aliases { + serial0 = &uart0; + serial1 = &uart1; + serial2 = &uart2; + serial3 = &uart3; + serial4 = &uart4; + }; +}; + +&osc { + clock-frequency = <25000000>; +}; + +&pinctrl { + sdhci0_cfg: sdhci0-cfg { + sdhci0-cd-pins { + pinmux = ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + + sdhci0-clk-pins { + pinmux = ; + bias-pull-up; + drive-strength-microamp = <16100>; + power-source = <3300>; + }; + + sdhci0-cmd-pins { + pinmux = ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + + sdhci0-data-pins { + pinmux = , + , + , + ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + }; + + uart0_cfg: uart0-cfg { + uart0-pins { + pinmux = , + ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + }; +}; + +&emmc { + bus-width = <4>; + no-1-8-v; + cap-mmc-hw-reset; + no-sd; + no-sdio; + non-removable; + status = "okay"; +}; + +/* Wi-Fi */ +&sdhci1 { + bus-width = <4>; + cap-sdio-irq; + no-mmc; + no-sd; + non-removable; +}; From patchwork Wed Feb 12 22:43:37 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13972555 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 365B12066FD for ; Wed, 12 Feb 2025 22:44:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400242; cv=none; b=r362ZstLKvyMN0hVL1LREa4Y2iZDLM2QLe60VOQsgQFraYQM9a4uXcolggTdZJyqbaIQxUI1fZR5Tap2bAmZ7edYnf0b2qQG4julDJfJyhu+rLq1jfc8clvBwXC4ZQ6QE1KPfOhTc57TIhS7wm8h45cj4wtokgd7NxnEKcbf9iM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400242; c=relaxed/simple; bh=//HBoUthAeeT6PrSozHevLWbDPnUTHYOQLL9FkxNksc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DQ5XIUhM0SxgviGbQcSUhKDAtu2JEvgpWgWLng/ky1oxuVmcfnK+NmEIDDpKP/VPcZtmip8jOW70aazuTWdt2kgMu6OInjroYX4AT18QbyagEDIhmiiWLF8My2s77zpNGiJBnInBETr5FhPCdC6NvDffPA3jTMrwvOLtgCQknMA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ja5xNr7Y; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ja5xNr7Y" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-5deb1b8e1bcso358891a12.0 for ; Wed, 12 Feb 2025 14:44:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739400239; x=1740005039; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=h7ID8a2waLPqEy758YEiSSOlOf5nB14uzjzhQ1m474o=; b=Ja5xNr7YD5MDOliNlxPXIVBUuugIlznaLvu8vP1u5zoIT9vakQzL7GJSr1AXjQvkSk sr4rqPyHsFVddkCKYlRkp3QLvQsWwpXKYDo3DQFdgQPviD8DEi/lcAwFKvIHzj2SBk4k xdSErdxc98730hL6hxoSwDvSh31VdF+YqJaMC/QEDB+KaHmptHNsaD8OV6/T4395JXW9 pbMK6jxbOAbXY7NegQfUL+WJGleZr1jS0dZuJrQiFfnerjwvuEOVnKH2yNMdCdQQaXXr HCftFij8yK4haE17N0dYNxV900utC70BL6MnPxuMOccanXdM+qBsrzcH/uglD//WGOx3 Y8Rg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739400239; x=1740005039; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=h7ID8a2waLPqEy758YEiSSOlOf5nB14uzjzhQ1m474o=; b=qoZLhHXV2xWfXKfKzG8FHsGDI7RYwAPyuFaxxTtr3cgNEdA9jAsNxLbHyCufAkTiyE R/TmOAGKMze2stN8heK/glalpxsivE1i11HMRYrYxS/meTZ+OkkSVUSgpvCxdIIGR01D 2JKT8a+Ko5NnLpeRnlU83Er5XHpFar9nInUe/o9bCQ1ENcO/DZMNfZkeBYRBOOEmaatt kIgPGkvlqeJnE+X1niLxpXoPsB7IerXdpx9xWOinhQWP0WNdryCaJrl20TxxY111Svjm csK5tG8cYypiTPgxBwS6cMVqmOsTEdOb+q2Otkj2jIKlHnmaXZy6GspGzwxAuZ5jVrKd ZEhw== X-Gm-Message-State: AOJu0YzMOqRA9vIiNWkbbyGyuQmsyBhqdAawECUn5lzdOQzATfZp/5v/ Tw1P4Ja9nQAXukXByrmF5pdrenFNuPkwG/m8i4T5dPrqkpBZVcKhuQa9Ydh4 X-Gm-Gg: ASbGncv3RZV8tqYjOcStc7CRTfGmLY5+84JIMCzLXLyT+RKaKb8FVhFZpZ7sSOgxiad bTpyEXGndGJR6pDL3JG+FVcH9kwUgoVeSvsUAguG9lw+cq8itnXVHcteJRDieUxUJjaSqQn6jGv sM+rXBfJUADvWJpr0Gqa0P0i9hw17aDsQt82cvyb8dV1MDqqaDdClfDtQZrPXQM5/aCXXFvjzo6 kQN6kiTlEb5C62RwyHE67wPayBuCOIXEes5nGB/L3qnXIvTVKUdO3x/M08jtcE+VnMdavfZlH0u ZV4ZbHSaNP5Iyo+RNomL3OvyLgh1 X-Google-Smtp-Source: AGHT+IGSZ+5NVRXUnv/KzOU2x9ad+Bw0QjOj1aATkZqQoNCOlf3IOiqReQ6AqDastAbMsLDHFKzucQ== X-Received: by 2002:a05:6402:43c9:b0:5dc:db1e:ab4e with SMTP id 4fb4d7f45d1cf-5dec9d58e89mr699583a12.19.1739400239363; Wed, 12 Feb 2025 14:43:59 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece1b4e02sm119914a12.3.2025.02.12.14.43.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Feb 2025 14:43:59 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Arnd Bergmann , Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v3 5/7] arm64: dts: sophgo: Add Duo Module 01 Evaluation Board Date: Wed, 12 Feb 2025 23:43:37 +0100 Message-ID: <20250212224347.1767819-6-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> References: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Duo Module 01 Evaluation Board contains Sophgo Duo Module 01 SMD SoM, Ethernet+USB switch, microSD slot, etc... Add only support for UART0 (console) and microSD slot. Signed-off-by: Alexander Sverdlin --- Changelog: v3: v2: - sorted all nodes according to DT coding style; - added "compatible" property; - renamed the new .dts not to use underscores; - added status = "okay" instead of deleting it; arch/arm64/boot/dts/Makefile | 1 + arch/arm64/boot/dts/sophgo/Makefile | 2 ++ .../sophgo/sg2000-milkv-duo-module-01-evb.dts | 31 +++++++++++++++++++ 3 files changed, 34 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/Makefile create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile index 79b73a21ddc2..3a32b157ac8c 100644 --- a/arch/arm64/boot/dts/Makefile +++ b/arch/arm64/boot/dts/Makefile @@ -28,6 +28,7 @@ subdir-y += realtek subdir-y += renesas subdir-y += rockchip subdir-y += socionext +subdir-y += sophgo subdir-y += sprd subdir-y += st subdir-y += synaptics diff --git a/arch/arm64/boot/dts/sophgo/Makefile b/arch/arm64/boot/dts/sophgo/Makefile new file mode 100644 index 000000000000..94f52cd7d994 --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_SOPHGO) += sg2000-milkv-duo-module-01-evb.dtb diff --git a/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts new file mode 100644 index 000000000000..b1f8a5787861 --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts @@ -0,0 +1,31 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +/dts-v1/; + +#include "sg2000-milkv-duo-module-01.dtsi" + +/ { + model = "Milk-V Duo Module 01 Evaluation Board"; + compatible = "milkv,duo-module-01-evb", "milkv,duo-module-01", "sophgo,sg2000"; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&uart0 { + pinctrl-0 = <&uart0_cfg>; + pinctrl-names = "default"; + status = "okay"; +}; + +&sdhci0 { + bus-width = <4>; + no-1-8-v; + no-mmc; + no-sdio; + disable-wp; + pinctrl-0 = <&sdhci0_cfg>; + pinctrl-names = "default"; + status = "okay"; +}; From patchwork Wed Feb 12 22:43:38 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13972557 Received: from mail-ed1-f42.google.com (mail-ed1-f42.google.com [209.85.208.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 165E920459C for ; Wed, 12 Feb 2025 22:44:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400243; cv=none; b=aBXVEr6wPkT3MDv9WFgoXYnEGZqbwBlcmRSS3nWYSpcdFBTXCKAv8dZwPKEnng2NRx9GTHsMqyMU4xyLYQCvIYSwjBISPCgxAyHwUx1JrPcZAS0yhTrUydzLfxr2KiXt5lxs3QePhmFwqmC7adHzrpPfawEUKQYSjbgSefe2IXw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400243; c=relaxed/simple; bh=Md/jHdwGpVyKqlVllq46oqtlAXkB1XzZIwDyMsp21/0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DG80yPJqS2Y8aXNybKF9TSIr092HUcvp9ChHlg/tlcXQ3mu05ECG7UEV7uYl6+m5u20B70xqV5qq4csyLVH9SDkdhvzCnLdUukDrhSFHC0TXGWj4WhYHIxzg7Pajn9D4uaKBbfYS9+obBHnV9n+TgFOzRkqRhEb8wPJ/SwtT1oQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=aBDxdpwb; arc=none smtp.client-ip=209.85.208.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="aBDxdpwb" Received: by mail-ed1-f42.google.com with SMTP id 4fb4d7f45d1cf-5de727f7f05so334589a12.1 for ; Wed, 12 Feb 2025 14:44:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739400240; x=1740005040; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4BT4zDjeG3hciOnfOqkiOnLRCnHCBLSV+hAz1Hb5QVE=; b=aBDxdpwbQDCPmXWZ4dGiD6yPfG2WzmJ0S+gP0Nt3IsSmGQpKfpqJMZOoZCHJ4r8QKc uIEeqLkFjuP3lSsWB1G0bfRDfxh19dJ3rKEjlE/nEaFsvl6b7+lGVr5Bq+wSuIvsMFMy 6J9GC3yqeN6xcJXPU82mJAm1EMvSEfD7hdZxN+qKqPG7tNjKQON8SSM3qYfHSz3rwkvb KLAWRaJMmcu2Bkc2ATrvM9BfSG0WdJjzBWCb0YiqKXDJWszlJHDT8Gef4zvQJr2VlJax wGwrp+w4qO3xwl5Orrjk65jGvU8daVWuWTxl0a07y9za1J9OkrG4WUsKcCvmbFybCMhM s+GQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739400240; x=1740005040; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4BT4zDjeG3hciOnfOqkiOnLRCnHCBLSV+hAz1Hb5QVE=; b=f6eUGGvvenboVWtcRbKGlalYr79DPmVsgXZMX+k1yxuqsu33nABQHK27Pyf1D3z91f 2xQY9wioRV8Eb6oLN4GbDdAq8AojV0rQrj5vHB76QsA3pZKMvJOtUn7c3H4M9ihCCDt6 D0xAZgMliu78qLKZOmndN/HI/hn2jf8PSIuL8LVyCR/anSfR99YcadsFyfdkp58/kO1s pIfGDoUogeftDE4uOe6FprTq1YGS5XiJfY23pLw4upiTBiZLgehhfqCoMk6AYyVXZMDF Pg6M5tcAMdQmNlDF9qFm7p1QJ3ZU69rDo64Zd4E/53fW5ZHtxk7zxoPi1wxYJwwskds0 SxjQ== X-Gm-Message-State: AOJu0YwoeGFfdmH7ITT5/ju00/SxQiZzonYg8ZCJkVTOVNLpysVzhYP8 Pf/Rq1K7WnlRz0DNEkCo7fP2eEPDEviTnQysza1iL5OtPPxK3O7MLJUHaAgo X-Gm-Gg: ASbGncuYP6MaELeZ9abFSjzrWpuWEZ137uz3PQfg7vjGIMdkOO31bw/7OtvmAKj/e5j 0ILXf2sboQiDCuDSrekJBi4E1WnEXrCM2jwIFZNyJmH7n2CT/VKxABQGdX4nUFVTztJxHCSAzln nrG0I3rSKT5CMWIqPqCNirQNRVSnvOcAYYeTHl2BeGAr6uDjCBlihuTJWMQwDqtCLpqWgawwNWT g9uJXxSvuOmYqMxEcyyMJ02fKnVl8/FM6rGCSqa9fJ5zLl8ukIi6o0AJQfAwi3Y/QqGTnZ7LBgQ 4xkaYgzfLIbPvhiG/Yhy1yBm2CbH X-Google-Smtp-Source: AGHT+IH33VO0YZ1W7loC/G7CSLpb1z8VSxkc1c4pnZ62mQEDWwxNujuDsCoL33SSN4RE8aBnDnfjHQ== X-Received: by 2002:a05:6402:2106:b0:5dc:90e7:d30 with SMTP id 4fb4d7f45d1cf-5deade10d5fmr4743023a12.30.1739400240350; Wed, 12 Feb 2025 14:44:00 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece1b4e02sm119914a12.3.2025.02.12.14.43.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Feb 2025 14:44:00 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Arnd Bergmann , Catalin Marinas , Will Deacon , Lee Jones Subject: [PATCH v3 6/7] arm64: Add SOPHGO SOC family Kconfig support Date: Wed, 12 Feb 2025 23:43:38 +0100 Message-ID: <20250212224347.1767819-7-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> References: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 First user will be Aarch64 core within SG2000 SoC. Reviewed-by: Chen Wang Signed-off-by: Alexander Sverdlin --- Changelog: v3: v2: - shortened the help message (mirrored from RiscV ARCH now); - select ARCH_HAS_RESET_CONTROLLER instead of RESET_CONTROLLER; - moved CLK_SOPHGO_CV1800 selection into defconfig; arch/arm64/Kconfig.platforms | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms index 02f9248f7c84..21b6a2bfb45a 100644 --- a/arch/arm64/Kconfig.platforms +++ b/arch/arm64/Kconfig.platforms @@ -307,6 +307,12 @@ config ARCH_INTEL_SOCFPGA Stratix 10 (ex. Altera), Stratix10 Software Virtual Platform, Agilex and eASIC N5X. +config ARCH_SOPHGO + bool "Sophgo SoCs" + select ARCH_HAS_RESET_CONTROLLER + help + This enables support for Sophgo SoC platform hardware. + config ARCH_STM32 bool "STMicroelectronics STM32 SoC Family" select GPIOLIB From patchwork Wed Feb 12 22:43:39 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13972558 Received: from mail-ej1-f51.google.com (mail-ej1-f51.google.com [209.85.218.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4AA7F204591 for ; Wed, 12 Feb 2025 22:44:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400244; cv=none; b=M9yk+bjXjRFq3ANJ0mspaCPTC5dFMLTEK9MjTns6dDsJAqhuJtSvhJ1jlZzJKuphQX+F5BIilrMH3ZXqgTp/8F0XsKLLGoBv7q5zcwurSBwMGFEFcmg2UljKAaSYejJyve16NkABZFZLbmM2BvKua0IztpclJZjWp5S3KjG94K4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739400244; c=relaxed/simple; bh=t3iU1UscP0tUm31GY4qui/qjT0vBitVzdrh6XZyTclQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=u8WBV9mWcH3ji/JMPGsRQPTwnKsAYfKs8XOZ7Uoq8EfZmmCBU97gJ/Xweg1EzOrous7ZfRAR+n6SQliM/LruI6HI9x4x/LjfS2pvtStW6Hdiuo2ldsPW52AJwmKIDU1Aax/0CREXrCpICWdIu7iwABkzSQfT/i1Pwt+/hlTSjnQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=laBrrhGR; arc=none smtp.client-ip=209.85.218.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="laBrrhGR" Received: by mail-ej1-f51.google.com with SMTP id a640c23a62f3a-aaec111762bso35229166b.2 for ; Wed, 12 Feb 2025 14:44:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739400241; x=1740005041; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=z/tKyZfoRbPPUzYf6dFYLKfwilr+YnZbdz/u2PhFyVc=; b=laBrrhGRaSgnXXVTvOrmPVYBBuXhfgXLWEkiKm6Ku3BAGo1qDVjdkp9cHvKpYpN174 JIiZmWnAg+awmI6eqJYcVU9gB3+iIn3RzHXeTdf+g6lB+PwoakScEXmdoE0UJDdSBdbf rkTfaTKbUh6/U1eC+vosUd8A0vu8lzk7o4GuWG+xzLLd9/hXqVdxKDH2INZyUVGkKGj3 jZ2GZbU4/BmsMZRfHRJbKQjhGsXfxg8DMKmfjQT7PZOXy6SnCNrinviaZXAoPVmORMxI 7UtZrZtZi9d7CfL/o0WfGFMaFxVnzeEoHhxgyTBeErBtH45t/fEFwTKZeD/mEC4nIY8Q YXJA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739400241; x=1740005041; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=z/tKyZfoRbPPUzYf6dFYLKfwilr+YnZbdz/u2PhFyVc=; b=dgnxnW/hLwccBNCMjADFV2SD3EF9wISRwlGUJJeoe0nbRLBn1yauNZVXyKvl6ugks7 HACbgTB2pKjw6LBk8ZN3xAZ5nLRkayLV20y+8eIzK2FhZuZ1/S8XLJ1Ha+WTwOTEB4HZ eubV5joON4kPO43Q9JDN0q9/KmcMSjJG2vUe87RZcWtGFsFebQCOt5apxZG2gorRCEnm rmakEY+w/ieyv/XlHsBh05Mw5XN/ZXj4RyLKM7OEV6Kob8MBcHL3+y335DvS3IDb+8UB Vpb77SmgzPGEsrFGA8QrUne5dPXq1JOxBmYaAkWcWKfwekXzAfAOPTZqatz2oLQ0jGk9 VoVA== X-Gm-Message-State: AOJu0Ywoeql3e+wwCk3jgqMxAkCSrDv+dec62idp+lr9BCynSXg4y+G+ taZstEvonzQeMAPJbRuGG2/mz47A+wGAoZOoT4XU3sTztKD/CoPtdOjyLcoS X-Gm-Gg: ASbGncuOtnY3bKXKuawd37JJxIsVUXkZjYa/SM2S5ycNZJa0aOVRAgm3AycY403Bjdr 9z2sSUNIBfJAvu+ZDDLdQ7jrYZ5xR/iHnsq287nOyIcDiapbGdVa03qDyNi1x8rE6HuBLZ7V8X9 G1cpyGXnY2Pu2LS2OMt7N3coSA0j0dx3rObGeOMQ2K4rJWulOYghOjnBvlk+ORShnQagC+Giia9 KFqw6qC7Jn29z0WcCL2hnbgGI9wztDq2mZ++TdF1fNL0Bq5XCE+7kzfgjiBvkyeSXAEcDtKeN+c 9iS/EgdNcMA/nWxHjQBzYG6URjfM X-Google-Smtp-Source: AGHT+IGThbpbD+zHTmLwYydd2pJD015cbXimI1bgUbm6s5Na8hc25Axs+PyeizggSaAryF9ylHicfA== X-Received: by 2002:a17:907:2d12:b0:ab7:a39:db4 with SMTP id a640c23a62f3a-ab7f34ac985mr448671666b.57.1739400241454; Wed, 12 Feb 2025 14:44:01 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece1b4e02sm119914a12.3.2025.02.12.14.44.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Feb 2025 14:44:00 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Jisheng Zhang , Chao Wei , Chen Wang , Inochi Amaoto , linux-riscv@lists.infradead.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, Arnd Bergmann , Catalin Marinas , Will Deacon Subject: [PATCH v3 7/7] arm64: defconfig: Enable rudimentary Sophgo SG2000 support Date: Wed, 12 Feb 2025 23:43:39 +0100 Message-ID: <20250212224347.1767819-8-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> References: <20250212224347.1767819-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Enable ARCH_SOPHGO, pinctrl (built-in, required to boot), ADC as module. This defconfig is able to boot from SD card on Milk-V Duo Module 01 evalboard. Signed-off-by: Alexander Sverdlin --- Changelog: v3: v2: - moved CLK_SOPHGO_CV1800 from Kconfig.platforms here; arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 1f25423de383..5680b8fb6b12 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -66,6 +66,7 @@ CONFIG_ARCH_RENESAS=y CONFIG_ARCH_ROCKCHIP=y CONFIG_ARCH_SEATTLE=y CONFIG_ARCH_INTEL_SOCFPGA=y +CONFIG_ARCH_SOPHGO=y CONFIG_ARCH_STM32=y CONFIG_ARCH_SYNQUACER=y CONFIG_ARCH_TEGRA=y @@ -650,6 +651,7 @@ CONFIG_PINCTRL_SM8450_LPASS_LPI=m CONFIG_PINCTRL_SC8280XP_LPASS_LPI=m CONFIG_PINCTRL_SM8550_LPASS_LPI=m CONFIG_PINCTRL_SM8650_LPASS_LPI=m +CONFIG_PINCTRL_SOPHGO_SG2000=y CONFIG_GPIO_ALTERA=m CONFIG_GPIO_DAVINCI=y CONFIG_GPIO_DWAPB=y @@ -1398,6 +1400,7 @@ CONFIG_QCOM_HFPLL=y CONFIG_CLK_GFM_LPASS_SM8250=m CONFIG_CLK_RCAR_USB2_CLOCK_SEL=y CONFIG_CLK_RENESAS_VBATTB=m +CONFIG_CLK_SOPHGO_CV1800=y CONFIG_HWSPINLOCK=y CONFIG_HWSPINLOCK_QCOM=y CONFIG_TEGRA186_TIMER=y @@ -1517,6 +1520,7 @@ CONFIG_QCOM_SPMI_VADC=m CONFIG_QCOM_SPMI_ADC5=m CONFIG_ROCKCHIP_SARADC=m CONFIG_RZG2L_ADC=m +CONFIG_SOPHGO_CV1800B_ADC=m CONFIG_TI_ADS1015=m CONFIG_TI_AM335X_ADC=m CONFIG_IIO_CROS_EC_SENSORS_CORE=m