From patchwork Fri Feb 21 15:51:59 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13985746 Received: from mail-lf1-f53.google.com (mail-lf1-f53.google.com [209.85.167.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 184351DED5F for ; Fri, 21 Feb 2025 15:52:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153128; cv=none; b=Ul/2Jj1DSMI/Wg9fm0pT7FlAVl2w55YiCOJIoq+DmZW44ZlPUjGUXiZMG6iCn1zxyIxS3eRfuzn/Vvf2Y8T786o722RTIB+Dud7b1C1oRfCNZf8QcxuilNHeu+No0mGWoxdSDG1jND7/Yeil5vxoVGjmoqFzrO8bGLp4fx+cYYQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153128; c=relaxed/simple; bh=LSOha9ZV5t2cPvEWY5zoP+XX5KPDQlxYOyHJF+qbokY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OAbECFvrnNtPzjk89HEHB3QU18a42TbOjIET5Ag1oH/vZ76zSM0zGS4T2oPRUhcV4FMCWz/8gg9K8lbyCLj0Gl/lyrNKODr0ApyP3qy1bXbwO2mhqJn1ZwJvTr0WPjX8LTmPsNcOhwt6nKU1SjjbHNrJhCFo7tRqgbnQwh0CBJ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=LoP0w3yG; arc=none smtp.client-ip=209.85.167.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="LoP0w3yG" Received: by mail-lf1-f53.google.com with SMTP id 2adb3069b0e04-5452c29bacfso2470768e87.3 for ; Fri, 21 Feb 2025 07:52:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740153125; x=1740757925; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Ct0FcLLZ1SMiYaNJd1QrfYKujHVobHJNoSYSOTYQf5U=; b=LoP0w3yGJLIdeMO3vnjo6wAaHgxFe6zxfSXoad5dTJ5tIEbGDxfkc7YuIPdKzJL/EW 6DWur2RLBOUv3haGyK1kvYspfCue4VfNsqVjfSGX42n4ogdJOUPTVqWEIPF5TB0W86ZL yjsFmExVG9W++ABqCW9SwFdokPIUrnmw2qRSa+kLrLR7WHka8vz9qcGz9dstWUPd0mpq p4kVkExXRJudXeRP0TPLzCy1/6EmCr6eU9KeRNYi4uExEe9ooAz6kejdP+dCbYgv9pEW j0ljDL5JfNvsIoRr+aP2cL0GR2OS/nejhvxEkNpv8c8MhdPye7RqJUNf5F2oMQcTXBNj r25A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740153125; x=1740757925; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Ct0FcLLZ1SMiYaNJd1QrfYKujHVobHJNoSYSOTYQf5U=; b=af6YIuhuCaA/w3vdzW0sTNBPvUdUgJtGhjbuGFK2CDG/hyWSl1O280GlXSa9o+36Ko /q7j2mQEwe7RORtra+moR3CiDOyZaVKg+X8PjWPFOORdzfWUSZP8atkk1QXEWliOs8G7 kCTP5AYnumMuFM912+Sl4vm7XssjQksjuVvR6japUjSuCVMBgCXioWKFEg3cVFCWUs3r S/iua8kkeokbdEah9LvHy5o73/XKKKJQifKQLkh8B3Zvi2rYNQT0lboEgfqKyVjHD2Zf WMWqqz8FAqenla0Z6TqzA8ZJnHJVCmwzmzVquwNa3LCfpsAM4FCU2Q9UTi1M27CID0Oh 6ubw== X-Forwarded-Encrypted: i=1; AJvYcCX/2aw7cSqJgE98KQ/nnF2R3nmuZhh2Ua+L/PPLOP0EBEz8OfaMbLmqRWY8m/Kn6DLiV0NzwuqW0+G5flQ0@vger.kernel.org X-Gm-Message-State: AOJu0YwNZfYjYUNCd1dxxoWIsYP96vUrOEkJqVk3BEjK5zyb5As2M8MA Z78Iy0wa8G4pF12wy20qE/8eMjL46OWQQgOu6VdNi8zTcZML0MxH7fiS0Ge5NEA= X-Gm-Gg: ASbGncvQw2W0V4DvTJiYD/cJcQpP1SdZtS+x/XLoxPQgosGp8dudMgwCOfXy4p5y+zq rdiVDk1N92jJcvIofowchptV5BuuY7Moqu1/2DJ7rgGvftJxi58j2LXes8NsIcmjCLBI73IjfxC 567nOWUHmiOlbn3Nwt4Wq//ouf9M6yU4sJutZoid6SY7jw0CpriAgua6ehLlnAID+pB0OmIKTiY QCRDocty9tqD88oi74+Rh1yARu6vD9pWXgzTQFJKW5GpAz1Uodt4az59tas5eCwlT1d4ulqWo0i SD9w9ujftdCG8QUtdCX6t24V2nrg8HQrk8Qc4eozPG2P97HQrtpVE8CcXgGphtXnJCF+Ew== X-Google-Smtp-Source: AGHT+IEBXDAkrh9n7HUy4NVKLpY8bn4ytIZDi66BSMlzCV03umj1H2D7ZK1HxM5gblkQ8xBNgvVD6w== X-Received: by 2002:a05:6512:1189:b0:545:10cf:3468 with SMTP id 2adb3069b0e04-548392685a7mr1437238e87.37.1740153125026; Fri, 21 Feb 2025 07:52:05 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54816a55851sm287643e87.27.2025.02.21.07.52.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:52:04 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 21 Feb 2025 17:51:59 +0200 Subject: [PATCH v3 1/8] dt-bindings: PCI: qcom-ep: describe optional dma-coherent property Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250221-sar2130p-pci-v3-1-61a0fdfb75b4@linaro.org> References: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> In-Reply-To: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> To: Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Mrinmay Sarkar , Bjorn Andersson , Konrad Dybcio Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1097; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=LSOha9ZV5t2cPvEWY5zoP+XX5KPDQlxYOyHJF+qbokY=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBnuKEgKeB0T1pyKUNWhuwuUKapjBjzqhB3Vp1WZ rsWxcuGuIqJAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7ihIAAKCRAU23LtvoBl uOUID/sGQ5IGEMG4DmSC3qz4rlAZ5tvxBI74ZW9hbPLvYSXJJ2lQFw9OuMOHXYVgKSIvdzQe8Aq 0iesSjOKwaC/EsmedBjjgsamuN7lQ2sRMTGEQnQGbPd/Jb2sdIj5nt8WHxI+6XWS1iQss3h01hg oFLtkK3t/tAxdPAP2Jiyi1rNqdHpBNEhntcoQDLxad5yKA5tiCuUDaN2AgpmvUvgpp9c+tISyvk Dgk/T3Ju0a4asRfCgx0djLqXbPE73Tj4xEv3f5yQMMcn8g0QcAYCprgn1VrygX8Xe3iWxZNlMuD oHzKVBtSesNqG5arLbme5XAzy26ZYHsxrllGtPOj37E49EsJ0WFd4UYcdb+kg7vlN1lr3xZsjFf 0q+MNoLiIn1fl45BH7KBmgLg/pkiRqgmi/NWvPWcolsCcUT4RhM8g1O4ycDQ+c2GeTu4H0Mz5uO g/orN4E6n/uMnNfDYy04MYHOVLM1YIe81tRB/h4jt0+n8nFKDhViAjUArQiGN7by9aMp0jcBUhc tKA2dQcDRkUcAhJcMdvzTegeGw/9WPU2Axng1iLlRrDhjr5Kai51+UVB9S0y7bGp3yXz6DyDVov PuQAuxEpMhQyySzVj8hgx7OIdV3jxwi2l077D7TEUDB1cPVYW/0W9TIeS5ngzOERlsolYzzsNWz WGq0SOW44n9aC1g== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A Qualcomm SA8775P supports cache coherency on the PCIe EP controller. Allow 'dma-coherent' property to be used for this device. This fixes a part of the following error (the second part is fixed in the next commit): pcie-ep@1c10000: Unevaluated properties are not allowed ('dma-coherent', 'iommus' were unexpected) Fixes: 4b220c6fa9f3 ("arm64: dts: qcom: sa8775p: Mark PCIe EP controller as cache coherent") Signed-off-by: Dmitry Baryshkov Reviewed-by: Krzysztof Kozlowski Reviewed-by: Manivannan Sadhasivam --- Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml index 1226ee5d08d1ae909b07b0d78014618c4c74e9a8..0c2ca4cfa3b190b3fb204f0d7142370734fb3534 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml @@ -91,6 +91,8 @@ properties: - const: pcie-mem - const: cpu-pcie + dma-coherent: true + resets: maxItems: 1 From patchwork Fri Feb 21 15:52:00 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13985749 Received: from mail-lf1-f51.google.com (mail-lf1-f51.google.com [209.85.167.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D53441DED6F for ; Fri, 21 Feb 2025 15:52:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153130; cv=none; b=h0sAZTugfn2bAdoD++XMfp7jO94JkfNN04FZAfQF1XWHRrHAm/I6UNmi9ZOAJdG71YW3C8/tSQRrETv9h4PseNL08464ovwtOPL0WFpZZBwRjWEooI6HQmdPMCI0W1yCRc4gOXpVNWqL5PW46lf4TRLMFvkC0KSdwyJsuPVwXGI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153130; c=relaxed/simple; bh=8nVGeN+HC+bXQ8NfYsOEnO3Wa1b/eYod1wwftfqnfSc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lf3yQrQYlanro0U4aWYd/Ap1RPv5sf2stcVjEdA8vjEV35ukxa9SLG02Bg8yE0OvJact1eCJpHLlJcTIE1repOcNeoFfdlYCeajMK/JaL+XrpZNU4MGbsSwFLNA3DYt8RYJJR5UjwdLMvQbknaufGzSHWBNnoQ/wuy0cc5koHMI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=vltd0TAg; arc=none smtp.client-ip=209.85.167.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="vltd0TAg" Received: by mail-lf1-f51.google.com with SMTP id 2adb3069b0e04-54529e15643so2967102e87.1 for ; Fri, 21 Feb 2025 07:52:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740153126; x=1740757926; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=59l7mbGaP2HmkD17BVYwmiA+/2aqKP82W4Rw21F/4bg=; b=vltd0TAgcROXDZ/Ag1ed1+uib8j4JNic8g7OabKUxmJYC+g2w1LMVb+p5SjCCvp2vd hg3p6zQe12oJCQn0J82ht+xkIbM3T9rT6rXLm4YHwQu79dsWU173vYJf4o3bEBth8MZU jiiIEdRowMLzVoi+A1LDsHXcqhnpHOPf8ZuqIrHoqy5bQE7FnCA3g3uPYiL3ozS2gx7i hTrtJIgcRFj7nvtfi/pq6yHMZof6XV14zhhyvHlTVDNgaewTLSccvj7+FVRvprPZOPAk EMqKJE+YxCa0cERaFPPHb+D86Qrx97YWdFdtoHJGEgT/piEaV4cIyd2wHh0Ox0RL23+q 3H1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740153126; x=1740757926; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=59l7mbGaP2HmkD17BVYwmiA+/2aqKP82W4Rw21F/4bg=; b=xNSz7IgDPyuARSos04A6SnRur1VqSZW88MnbUr+cnsCBaucNTjN5XZWFtO6mS5XiDq za8f2dtdLr4v8xOqd/avt0fiwO+4bwvZJtNjSV7arNuh1MaZPKTiUTbJOP3D80tGL5qY 6keEPAqincKW92i7d9I524WPXb4vULbvnZTmw4RWSGUrpJ+x9/FTbw638ou0AetJIjV6 SOO1Sd+tbtIGaNoyXj0QzvqzYjxFtv8OvU780RrBAtCpVhp+Q8OYVNZlX5GH3QLo9ghn 96dQkVfazBRhUsEow81z9s2KDQi6hroSOJiquVUDSdJoHjfCkeyyFkcP/hQ9gmFeA4Ls 3AiQ== X-Forwarded-Encrypted: i=1; AJvYcCX4DZTyizu4VwVdhhlUJ3vtyFQgW5BMM0MsrwrpMCi/NIl7qwQGgZVaqb/g03sifUuvz0ZUceoMbGprYlQG@vger.kernel.org X-Gm-Message-State: AOJu0YzIsSD91r5iGfLYojei1RLYFxtKhatruOtoxbhxhJ2i7j4z4B9Q 1saPbojFd8qVqzF1U0MBJzt+xaqH3CgVGIezgO/kpjxXSlIUlkvqt0h7Yne7dRQ= X-Gm-Gg: ASbGnctXKi06W+fxE6JzOALhm8G6ZDYc/miKk2P+BIh/Zmbh3WfiVu8WMkY+KHE6EWi 0l1rlfocwyGwJNDam5oBJw8tFgHuhUuoOmNLxOa/dzPJAY8QjYnE3vhL5oBLEFIYkh0ZApKYrpw MmlC1ZsuI4hVUIDcCGSQq1ElT6uRHQ6VwYbhgcO4eONunmORN3i4JME5W0q0O4xiOliKzuVijJR bq+Ptgc6tWULavzyVH0sNEXCGXFKRxEBVP92GeDY4Jr9jADl7lp7nPbEj+ZmOjG3s5RiSeSYT9h c56wtEhTdEZjtLUFkYaYcqkqJwYGtNmD1/hoRrR51lOlmVltEjPMeNgJS1jLADaqvLlY8A== X-Google-Smtp-Source: AGHT+IERYtiLjyfICQk2nAReG2xpvpvYnQJuCtw/sHHQ7gXTROiXL7nhNEZ8D10TdsGqPqtRZi7EcA== X-Received: by 2002:a05:6512:3b86:b0:545:4ca:d395 with SMTP id 2adb3069b0e04-54838c56efdmr1375885e87.2.1740153125906; Fri, 21 Feb 2025 07:52:05 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54816a55851sm287643e87.27.2025.02.21.07.52.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:52:05 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 21 Feb 2025 17:52:00 +0200 Subject: [PATCH v3 2/8] dt-bindings: PCI: qcom-ep: describe optional IOMMU Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250221-sar2130p-pci-v3-2-61a0fdfb75b4@linaro.org> References: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> In-Reply-To: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> To: Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Mrinmay Sarkar , Bjorn Andersson , Konrad Dybcio Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1585; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=8nVGeN+HC+bXQ8NfYsOEnO3Wa1b/eYod1wwftfqnfSc=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBnuKEgtI/6KSbLukLpS9h+mZzvpXF9Pff7bFVH4 v5sTu3LsLWJAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7ihIAAKCRAU23LtvoBl uPaqD/4w+FLDEY4jeoA7AMqattg5NHR8xblcA04R7vCcEJeQRH+8bnGRcxI4hEDE/omf2smZuIe e+UapEZkBweqQli9YOi1VoDx5+DRVCcKFkRV+MatufpG7N0I8ZBbqGaRVHtUbiFytlM9ZZaz9uS N/T167GeprtM+EuVDsja79i1zGS2TnA7AuB37U2A0BU+woqHkx0VcO+wKXhD2hII9gZFC1x7tPf drF+nkuX3m3trFacyOX5bwbEZ6HGgoBwec0WkyVtd7zYd7hQpKLpFzNCcjJ01EakZzm/ElTaS10 ALgKYpxW6qTt+KJQ3qQP+iuj5nbA7NJU/3BuME+IoHxWqt5KYL/kfZV4b+GqqsFgltJHHU3rx0+ rfw+My+MIb/96Pv6yH0NbkSdfJ5qNvnyKl6RKNBHM+D9ForcQArWm347a7d0pEMEBjKKpUzQThw 1uCzhofZE4vOnwkuyltSyAmGSFWrnvwy3oofppvAtjaa/pGzRmHJbAb/vtEctMlpPvplOxi17SU XMM9lcNrvPAA/wkWT2dSN1ha/aiHlHetkzvyfZzZ38uA19PjXZzbcyL60pDn/xGL9730+HUaRba ODYoTzKjwsQT1aT3YRZ+lLKYe9lKcwiVy8D9eAZ3bxqGsb3SBuR9NbE+WaaKPh4BZ5aqNmSSga2 IGhmaI0eAwnLAJg== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A Some of Qualcomm platforms have an IOMMU unit between the PCIe IP and DDR. For example, SA8775P specifies the iommu alththough it is not a part of bindings. Change the schema in order to require the IOMMU for SA8775P and forbid it from being used on SDX55 (SM8450 will be handled in a later patch). This fixes the following warning: pcie-ep@1c10000: Unevaluated properties are not allowed ('iommus' was unexpected) Fixes: 9d3d5e75f31c ("dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC") Signed-off-by: Dmitry Baryshkov Reviewed-by: Krzysztof Kozlowski Reviewed-by: Manivannan Sadhasivam --- Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml index 0c2ca4cfa3b190b3fb204f0d7142370734fb3534..6075361348352bb8d607acecc76189e28b03dc5b 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml @@ -75,6 +75,9 @@ properties: - const: doorbell - const: dma + iommus: + maxItems: 1 + reset-gpios: description: GPIO used as PERST# input signal maxItems: 1 @@ -162,6 +165,7 @@ allOf: maxItems: 2 interrupt-names: maxItems: 2 + iommus: false - if: properties: @@ -234,6 +238,8 @@ allOf: interrupt-names: minItems: 3 maxItems: 3 + required: + - iommus unevaluatedProperties: false From patchwork Fri Feb 21 15:52:01 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13985748 Received: from mail-lf1-f44.google.com (mail-lf1-f44.google.com [209.85.167.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B14191E7C0E for ; Fri, 21 Feb 2025 15:52:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153130; cv=none; b=boQKER756cY2pCVUMNC90giK2gaWlJI7j8I5x5DYH91Fo6zi6sEsiDY3H9Z1yWbVhFQZxBF2EIy0JIreqqFfKtg3PU7eHPYOLs2VpFwKlCS0sYmy5DFvJTO5JU6AJeCGvUVwY8iWHhmrYohJbFkXJN8olGaZ2rCs1/4ps+S22ko= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153130; c=relaxed/simple; bh=PqoH6wcUbVCg+bqzkwcAIFED7tpYhlfF1LvH1T0LlxE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=iaBRkeMQ8HUJGxScSijNqdxtHYvwIqb+Sfr8L4jOg+hgJCIB9xU/S8u8nfFgZuzHqsFdXT0tmLfMMK3FCRLJ9XhG44BsOaMdcN+oARmXOvu8slrhaArQPL4CaW7MDRMVOJYYMSXgzYLrhBXm1+uZ0RnFk808LLkJnXuOGbJrMjI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=yDcsZoZh; arc=none smtp.client-ip=209.85.167.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="yDcsZoZh" Received: by mail-lf1-f44.google.com with SMTP id 2adb3069b0e04-54626a71b40so2187768e87.3 for ; Fri, 21 Feb 2025 07:52:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740153127; x=1740757927; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=8oaD81AileLAazDqpE265bLHpNvWu1Ruwv82L/foeI4=; b=yDcsZoZh5dFezQwp4WJdmGjEOQrzNY0xkW58GYpYTzf0t7cNH/yr1RKXICGdD2/3vk P3PnsVJq/zU2HomkJCOx21i0XVae7UtNLGsn5AJLMm8H6kCHHznx45AtWPf7A2yim0xy an0QbaI+1SCZ1LvqBNu33tDnnQHZGsCIOm5r7MlZe/O3YgaMrJatNZxGHW/JclErbpK1 V8t0PjQqtdALzqO04RX+m1EAYLDZJ5NWBqDwAaGUv+LiKaZ8CGRs9D7Hljx5KrDr1CGJ ozY6+X335Kbmh2h9hAsFb1y+AQXWop106HZe1L7QnuAC28mw0KzMdsD6+42ZZeyt6uFS upGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740153127; x=1740757927; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8oaD81AileLAazDqpE265bLHpNvWu1Ruwv82L/foeI4=; b=l7Iub2oiT4LxcniXYx6OIExFPpaU+mtbKKyYGsSYdo4ePx1rTJRAaKimLmF88JK9FI gUU0vr+yVyeVIWkpCYZUMoLOI5HeNR/9BFQTu3NIMCGZs68R2Dviu9zF5Nvv4/IlkDNq Flxa8CzPjwtrETMP5Z3fHYgyemYLQnaMcXKXGYkuKKVCACeF2NRVko4gD9PhzIkNPY9d LHSit3S8Pr3bDOBbf0hABPkVsoUQ0TI57n+diWEgNNNivMVQM+g1aWlXlkSHbJwi/uNv M5V/mlmAli4WB74uKcduq7FPxBYzU4PKUkaVxGwoCCdGUvdM1gsp1NyL4tr4VlfPRH1L RKvw== X-Forwarded-Encrypted: i=1; AJvYcCVQwtmzanQd/+WxgXYkvRMXvUQGzYM6R1ymxdC8BnjjAfAS/KdMUiQR3mODC+AY1oP0vhILwu4ypEpdFjjJ@vger.kernel.org X-Gm-Message-State: AOJu0Yw3V/Vhd/7TRt+hyZiUdaPwc5xK0HLFEb6/VJV8QZY0xxLsapqN zGNX0otonFVqm4DFm1doRW/YHlVnTKg11zuVcIn5zUMgh/Hdw4Kdr66zly+JZ1Q= X-Gm-Gg: ASbGncvV7aJCkAMfKwhreIo6wVgUzDgy3DOa/WXHx8cxAdO0U7Xj0C3uY/8sDM3Cs7h NCOBiEkBD/PAHZmWD9cQXUkRq+xMH3VRj88oPPdaTvdSAzBud9yXmVx64s5cpVc8ZzYzPk2Z1UL AiKwGshC+9XNZu76FkZ7uNRgRYDBKlPBKR+XU3JlYz6ILDXXPvYbOLtoSalQAUSJsSiFp1NQf56 UZVdWFwuPp8c0uUIfohqKvICAxh/SKbZTHfq1mrcMXRd25VYxigFq3NSqp9G+fdXMavfn8wDhT8 jOOgZk+AzqPILLiqJzbLsIu7q9UZdEZbROO8ERkl4tdhHL5NzP9tQZBPaeVmbFeVt3VCTA== X-Google-Smtp-Source: AGHT+IHxm3N45IVfBfGIzLC6Faod278XegLTfJfcTvzqKtK1atXf77g6WvKoYe7ZdGWd/kD/iP4keA== X-Received: by 2002:a05:6512:3d8e:b0:545:2f9f:5f6a with SMTP id 2adb3069b0e04-5483913f9a7mr1381513e87.14.1740153126698; Fri, 21 Feb 2025 07:52:06 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54816a55851sm287643e87.27.2025.02.21.07.52.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:52:06 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 21 Feb 2025 17:52:01 +0200 Subject: [PATCH v3 3/8] dt-bindings: PCI: qcom-ep: enable DMA for SM8450 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250221-sar2130p-pci-v3-3-61a0fdfb75b4@linaro.org> References: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> In-Reply-To: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> To: Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Mrinmay Sarkar , Bjorn Andersson , Konrad Dybcio Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1793; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=PqoH6wcUbVCg+bqzkwcAIFED7tpYhlfF1LvH1T0LlxE=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBnuKEhZTF1AOa+8fcBJRBvG2FOggKSKq/3RmrUC ZLIaKWYzQOJAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7ihIQAKCRAU23LtvoBl uMKxD/9VrC4yim5nVDujzoNMhKiYeP1R8iLZvoq5ZbIQS0oqpAVFb2hoTdU8vkEXYATnahH1Xge 0UvkbmaXVQmFeQwACbnLB5UnlaBFRC5rBhYjbNepja1lo2/FmO4KtQIdDaqL1uOFTOo95mxhp5+ VwO9rocB59AVUnaj3RNyg8qS4jJjX1ryASHxLm57OkQYVjUwC3cPnxAf2EGKo5HevAGBC71SZjm 2ur7zuSvT9OQ8igt+FPRSX9ynsQaRoHKgZmE1iCzuk664PIjx28qwEbBojwqd6SZ0eChmODylPI d5OP/Fiz2VBCh7r8Yehm3X8MK/p8pxx+iSSN4a+n4whq1fAmCxjsEeqneaNooDEYibsAT3HZw+a cu5WE+T1Fm8zANkGaRgW6k5VjC3eyedJdKWV+exATCyEg6wBlzC4XoZQcyuFo4d719uSkUsTd+z hJX82WzEQF0jrC1IrKYRjaYle+iUvSKSOW/jjwQfCJpUFyEVRM31aKLnRazWdEd0dbT3foXJLZp VKkcJ9AhYx3vuYZuQgsbb0Fn947GJWn3g0fU7eTrJ9xirK1rncgUFOc6qnGomT4G3EFoenjw8z1 nk5GcI5Dit0MxJLaxQGg1G67jaKt0BXLqHx3SFUqLoVzfnUJRRme3Q65S9rfF2myobVtVg9o6SJ kAzf3o1sFrizXVw== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A Qualcomm SM8450 platform can (and should) be using DMA for the PCIe EP transfers. Extend the MMIO regions and interrupts in order to acommodate for the DMA resources, mark iommus property as required for the platform. Upstream DT doesn't provide support for the EP mode of the PCIe controller, so while this is an ABI break, it doesn't break any of the supported platforms. Fixes: 63e445b746aa ("dt-bindings: PCI: qcom-ep: Add support for SM8450 SoC") Reviewed-by: Manivannan Sadhasivam Signed-off-by: Dmitry Baryshkov Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 14 ++++++++++---- 1 file changed, 10 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml index 6075361348352bb8d607acecc76189e28b03dc5b..d22022ff2760c5aa84d31e3c719dd4b63adbb4cf 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml @@ -176,9 +176,11 @@ allOf: then: properties: reg: - maxItems: 6 + minItems: 7 + maxItems: 7 reg-names: - maxItems: 6 + minItems: 7 + maxItems: 7 clocks: items: - description: PCIe Auxiliary clock @@ -200,9 +202,13 @@ allOf: - const: ddrss_sf_tbu - const: aggre_noc_axi interrupts: - maxItems: 2 + minItems: 3 + maxItems: 3 interrupt-names: - maxItems: 2 + minItems: 3 + maxItems: 3 + required: + - iommus - if: properties: From patchwork Fri Feb 21 15:52:02 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13985750 Received: from mail-lj1-f169.google.com (mail-lj1-f169.google.com [209.85.208.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 93D761F03CC for ; Fri, 21 Feb 2025 15:52:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153132; cv=none; b=iURQxXfcrekZAotGQU1c6/rzvq70MacqgN8Npau44CT+6VB/gwLpLKmWJhFceHMiPTEP8K5DweBoTIgqTKVRI7qSo6KYSpr3v2GOCEp6k/Gxttct0+fENK/R5f/Wo7fklFenw6UcraMUm+tI5qvcHk0uCFi+rmU6kR4cz1B/bBo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153132; c=relaxed/simple; bh=Pp5hOcnQELo/7BP6swQt7kdhd42O2Fh3+oi2amQIZUo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hpoQHo2U5NBdsPMlstig0yqxowSuDSaZWlt1zgtL4j62J4QbNTLed9XJX+5/ffDUgFcDt9dWiMMk0GdfKLb0+PiWgBvfseQ965lWRd5CrecmyGpn8OXjpRN5UiZ+rB7MTNA+ArwPOslVNYJYqEIeK2a0uCxAZhPxNl9/o0IUa0s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=zkftIhmG; arc=none smtp.client-ip=209.85.208.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="zkftIhmG" Received: by mail-lj1-f169.google.com with SMTP id 38308e7fff4ca-30737db1aa9so21712071fa.1 for ; Fri, 21 Feb 2025 07:52:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740153127; x=1740757927; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=BUsxu7XwVBkro4/jQjmeTcO/Tqby4cEEewDXSAP2zrw=; b=zkftIhmGpMjr42Fyub9xB5wlPmqA3DOgChOzs2p9l8YAiZ4xJtnF1dovatqu4yIaso bsDc0SwVkvakgPlkLs0+pw2iYcUxMeIKLwE0uWxZgnkL/yna7V8pPUkEB1zQ5nfQbLJ4 iUXMjH3ylWK2FsGwayA7NCnOrSugU9m9KdMg19HLKZiHPo8hV26meXGR6GDDIk7E7w/8 tHGS+tqHig7IvWsSdzs97eAhJ1+CS0U1o8xvTK7eMCP6uhBUU2DLkjqDdOyj73eOJut5 6S/z+6GKKtDGx9egHWs5DePkZaaDH5YR3CNVjan77Cfz+rQKty4fZ1SKPUimTZGmRQNw bDrg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740153127; x=1740757927; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=BUsxu7XwVBkro4/jQjmeTcO/Tqby4cEEewDXSAP2zrw=; b=IUSvo1QAuB3xvUI0EwBH1SAtnG8Ve7xrH2gCUv/KNSgdrx3MzRsutZmuCL5jCRrg6c fBOymLEe1kMxvs2KpmnTIvzmDl9wsO/3R64tG+WNeX72NFfZ/NUjYuy2tp93Qc/SilR5 fWKmhh+PV8CfrrZDx4/54zweHezX/SMeaHeT/aX8xJQmYSKLmr8yy1a299lWPtTR6iaY 47lnoFG3MuNgnXc1nmLQCm+ELcAqgnfpJDAzvJ8SMl9NyLr4de8A1l2FhxscRFvadjIu U/NZCaOdfK2z5Tt6DbC9n7UE2IYui1I1u+ulCpYSUkUIcj/C3F7dZPMBGIyHf3liot58 oFbQ== X-Forwarded-Encrypted: i=1; AJvYcCXLvcWS8DBu6KjgQCAJKsvA31YcUeHHrXqR+OzUkTOW3sPOWUbYHZT2dgytk1HsgtMXcMpAmq5aAsyv6tk2@vger.kernel.org X-Gm-Message-State: AOJu0YzA0iGPAM+U88CsEl+tEb+qbu/eYhJR7drLHB6sC77rhTIsD84e 9nBXutEKX0LZb8FDACxIKiTTYPVSRYGmuqXoF+0k/YE3U5iamEXJD5enH6jOE9Q= X-Gm-Gg: ASbGncuMXDc9ErJvGGlflu2rPr4FD4XKfS9RHbJXmGvVwz4HaP6FK/TWudHFCXGIyRN aUX1xbAMe/oGrpRrzhP36zhhCVoD/miGAWAycLKfJdhxnmWgjOD1I35ba3k9f3/JDRXXifvfW82 JRvKayNUGPlabOf1QILCU9W0RTQO/uEk2GNxGSyLUGU9qDixoYbuvdJwHW9Ieuz9TaOH20gzXgh ClPuletE5KaE1phVBXrWQFcUYmNVCTXbZ+dRxz46qm0lrjXvFSfENW7HyOFWEi7VP/l4sEjvurD wZtc/oL7QoKcQFawo6tGmsUhOC2PVhv1rABXbjoS7JKiDuBNkgW8nfXM0qrzVTiC/WXTcA== X-Google-Smtp-Source: AGHT+IGbVXhSP5UnKTNs1AzGAXkyab1y6vlkVP6QSlAbcFcneg9hH8WOKVea8rwd143pyPVe/yWLfw== X-Received: by 2002:a05:6512:3f11:b0:545:2df3:9a89 with SMTP id 2adb3069b0e04-54838ee8ec3mr1530858e87.17.1740153127565; Fri, 21 Feb 2025 07:52:07 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54816a55851sm287643e87.27.2025.02.21.07.52.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:52:07 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 21 Feb 2025 17:52:02 +0200 Subject: [PATCH v3 4/8] dt-bindings: PCI: qcom-ep: consolidate DMA vs non-DMA usecases Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250221-sar2130p-pci-v3-4-61a0fdfb75b4@linaro.org> References: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> In-Reply-To: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> To: Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Mrinmay Sarkar , Bjorn Andersson , Konrad Dybcio Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3536; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=Pp5hOcnQELo/7BP6swQt7kdhd42O2Fh3+oi2amQIZUo=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBnuKEhHJ1TqFNOe7eulw139OCEgkWNIiKGlnInN X9/GQ8LmL+JAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7ihIQAKCRAU23LtvoBl uCcUD/9H0IgRM+zSwNHmZCcQJigeaYI55ziJD07JMvZen0e96pYfnj98zfCD8euF/PgyB7VZPii 59xIl3qovvlqXqrmk2OwuZUQ8ohM9WI80hNe3hEkR8bH0v3tVvQYxsuHS4G8vkvd03ZtWbUY5eq 68XRmAtsIhpJ/dz37Fd8BLOoUkydn9WryuL1TtYboVY1yc45ZQCtCOu7tMfnN9vqJVxY63EiT09 Elt514HqtGwCHFoG+M7tpAUD4M0EnkWMK9ux1mzoRGYOhUZHIL9HcMe8K3tuVeWLG5gSMFUqYf0 5fDI+M4yscUfzFue2cXhAf4uYxY547LUEtq+NvYz012Zi1BTW0vZunyVZnqF6zFqs640rHh6G4w /+At0kS3edzhHaAwiSkxLToS3xg8dzUZHL1ZBbUvq1y327j0VhA3K2J8JGRBtmwlK3KnzvWLuNB z7SmsQ2PxNI8CyAuwopscbnN/bWuFsRbDKcBlLwMAS+4WsaiVtHHor1cZvsTSIM7KVNWzIdAx8K ckWEpeyO2dNDwd8g5b9Z3fITohtdHEzvEoAjhsKJV4lLabeAV93XmlmluluGH7DOSVT74XOuMLf 13p/nojb1bACLrpwV0/OPP1Lj4exsPeI8figYZpfG+TJJrsl5DM010erunnEwy6S4qcVmPKdvXw INDNsGIpZsw6tSw== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A On Qualcomm platforms here are two major kinds of PCIe EP controllers: ones which use eDMA and IOMMU and the ones which do not (like SDX55 / SDX65). It doesn't make sense to c&p similar properties all over the place. Merge these two usecases into a single conditional clause. Signed-off-by: Dmitry Baryshkov Reviewed-by: Krzysztof Kozlowski Reviewed-by: Manivannan Sadhasivam --- .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 68 +++++++++++----------- 1 file changed, 35 insertions(+), 33 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml index d22022ff2760c5aa84d31e3c719dd4b63adbb4cf..2c1918ca30dcfa8decea684ff6bfe11c602bbc7e 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml @@ -131,6 +131,7 @@ required: allOf: - $ref: pci-ep.yaml# + - if: properties: compatible: @@ -140,9 +141,43 @@ allOf: then: properties: reg: + minItems: 6 maxItems: 6 reg-names: + minItems: 6 maxItems: 6 + interrupts: + minItems: 2 + maxItems: 2 + interrupt-names: + minItems: 2 + maxItems: 2 + iommus: false + else: + properties: + reg: + minItems: 7 + maxItems: 7 + reg-names: + minItems: 7 + maxItems: 7 + interrupts: + minItems: 3 + maxItems: 3 + interrupt-names: + minItems: 3 + maxItems: 3 + required: + - iommus + + - if: + properties: + compatible: + contains: + enum: + - qcom,sdx55-pcie-ep + then: + properties: clocks: items: - description: PCIe Auxiliary clock @@ -161,11 +196,6 @@ allOf: - const: slave_q2a - const: sleep - const: ref - interrupts: - maxItems: 2 - interrupt-names: - maxItems: 2 - iommus: false - if: properties: @@ -175,12 +205,6 @@ allOf: - qcom,sm8450-pcie-ep then: properties: - reg: - minItems: 7 - maxItems: 7 - reg-names: - minItems: 7 - maxItems: 7 clocks: items: - description: PCIe Auxiliary clock @@ -201,14 +225,6 @@ allOf: - const: ref - const: ddrss_sf_tbu - const: aggre_noc_axi - interrupts: - minItems: 3 - maxItems: 3 - interrupt-names: - minItems: 3 - maxItems: 3 - required: - - iommus - if: properties: @@ -218,12 +234,6 @@ allOf: - qcom,sa8775p-pcie-ep then: properties: - reg: - minItems: 7 - maxItems: 7 - reg-names: - minItems: 7 - maxItems: 7 clocks: items: - description: PCIe Auxiliary clock @@ -238,14 +248,6 @@ allOf: - const: bus_master - const: bus_slave - const: slave_q2a - interrupts: - minItems: 3 - maxItems: 3 - interrupt-names: - minItems: 3 - maxItems: 3 - required: - - iommus unevaluatedProperties: false From patchwork Fri Feb 21 15:52:03 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13985751 Received: from mail-lf1-f53.google.com (mail-lf1-f53.google.com [209.85.167.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4C5831F3D20 for ; Fri, 21 Feb 2025 15:52:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153133; cv=none; b=fVOHhzhNv3QxW5bquBpL6zl+JHW+fszY8fOQI5hlZ8AbinNE0f2LuUsJfDg/ks/mtZR/6fGimI9fgUIdEhslRZVwxYS+jx9uKQpm1wQ8H4bL9PDKbvHPacwY6KiyEjfv9xN2P4dQLjOZxbB4dLq3X66uXZRfXubMmNkm9p28rwE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153133; c=relaxed/simple; bh=2EB6HQ3Xg729UaJzi6eQwoGHABfEKMGzkAxaHZxQ0PY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ADvRhiPbthW54Hw+8YwaLtGh2xWbbgzkpJQKcVijpEwwgIxmEEzQ0Fp1BsiKngdPFPdmthW0NX8dMPJBJvw5tTp58C9nPxZ639NefvLKCnzl4tWIUjRXyzdmJQhDrmae56SV2Vzaxr7+Eq2NlPU3COBUDUh7w3JiMCa6jAMUa7g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=fZGDEv6P; arc=none smtp.client-ip=209.85.167.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="fZGDEv6P" Received: by mail-lf1-f53.google.com with SMTP id 2adb3069b0e04-5452ed5b5b2so2304141e87.0 for ; Fri, 21 Feb 2025 07:52:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740153129; x=1740757929; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ywz5+X0tFc1uge/ko+PjpyJKNH56apxqeqThZAdXh4A=; b=fZGDEv6PET70MlRf1Dlo7UNOB0iYIGoKuIi/1cE4egLE7SSvAQBz9NDwypBOVkhzcx pM9eqW69Pa3ZanfaHvJZOCtQFraC65du/9C6xwELxhjoCwVPKswxD+fOG0fDmydHIIXi 7wjaSGb+lIFKH1Tq939UFZDMzlseXrQZckYCl87kpflPcvyr1zl+3T6ATnlimVk4KLZe SU3Ua+EjAkBYrspA1vnAYe761ISsErZepKBpAZl0RIqJjmd00NPLtE/kkehBnnkr5ypt 7pO/JsoTvkwlNUGkDj442cta51oQJeYTLwYTbQ7SBbWpRUavuuL8qjo3z0TwhooNrEUC IsRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740153129; x=1740757929; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ywz5+X0tFc1uge/ko+PjpyJKNH56apxqeqThZAdXh4A=; b=MfBvIREc97XjMgmuMgaQEb7zXYCMSGk4zOK/F23wdp5aWC+nSpwF9DW9X+itiuGWFh cxTVOnRYsiOqfcEidnmHF5lCdz5QYbaGD7p16PXt1qR0DcAtVZjeMd/90Ys1mOS1FnfS sD6pobDgFUJ8bSINA5V/cm2zO3nFYZ7kG6tD+Mrw2pvfxX/fsYDXdD4hhu60/edoADPw 2AtVaoGkmgpYQteuL+AZQpbNbyFHJwIXdgRzwIA0wbAkz1zYg7YtD8xySfJKh5jHd+HL u/E/jypyL7vPtE2lRp5f1Lc7kyWvxf+L4CLaFoREJhV6muQUtS+qDhKTbP0mspJWYLfs 4bmw== X-Forwarded-Encrypted: i=1; AJvYcCW3eLu+SVJE1HXJTBcH3b6TwaqYYOLI2v6TDUrtUXYh9Ckjyq/Lnv9Z/E+izrvHeZ40HEhNO3yNqMjybUFi@vger.kernel.org X-Gm-Message-State: AOJu0YyqNsXaDMJB46zsxGpBQohRyxXheXtRX2yW4Y5Fbq0NHQGOnbxV WVpP3fil3B34uxM45uoH0TSIrqD54PGKzx6qK5PmtscUjTHNz/Wbk6vldOeJRX0= X-Gm-Gg: ASbGncsBSVKf8j7rmh8qlDGE8ayxabLHPGJMnTUhpYwC6Yme7lDE+lQqZeLgDrP/2ZX i5PUzjUoK86Oi95be4KU3UL7iQ5vGrdJH2eMZOtMeDyRoqfhrs1aZu1g/MLjQyZ1aqZp87AN1W5 G+TX85BuXiJvuu5+yhnAVYS8s38irIqNt0pnhw/t/jXrKb1npemrtKWen5hUFgc+Bl/aymQCIOQ /QC3whSZA0IlptihIdIze6wSm31FDptMnBSeatAWmc65OahhPY0M2qb388DQwK0YNRhHy3FfpbA DvKRw59Xk8+80cCtlDr9swRKzK9M6zE4Lj+0GVTVS/uAK9fT94v7T+9RqdJMgxhmgfs9YQ== X-Google-Smtp-Source: AGHT+IG5nl9eE/0JUL1JRbbOoYJgi12gehtW3O2h6zIyVUIoOfhbKmGKz3tOwr6bSiIFCoJEUrY0/w== X-Received: by 2002:a05:6512:3e04:b0:545:16d3:3bd4 with SMTP id 2adb3069b0e04-54838f5e443mr1378311e87.53.1740153129385; Fri, 21 Feb 2025 07:52:09 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54816a55851sm287643e87.27.2025.02.21.07.52.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:52:09 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 21 Feb 2025 17:52:03 +0200 Subject: [PATCH v3 5/8] dt-bindings: PCI: qcom-ep: add SAR2130P compatible Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250221-sar2130p-pci-v3-5-61a0fdfb75b4@linaro.org> References: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> In-Reply-To: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> To: Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Mrinmay Sarkar , Bjorn Andersson , Konrad Dybcio Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2475; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=2EB6HQ3Xg729UaJzi6eQwoGHABfEKMGzkAxaHZxQ0PY=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBnuKEhIOyO9evi4YM+xJTK2NM4Yj/jKLQrJ9Snz KarRzpLmseJAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7ihIQAKCRAU23LtvoBl uIa5D/95JI992C4uMMAmvNAtQO1N1b1d3cIaBQQVRB+Z6u8P4D13JhJcv4BtFqF0hzhQolon93z 9l3Xt0lR2aSvVR/1BELh26VmhYUXIMJJlan2zlWPz5VQ+TucKB+9gdO3gsoJvGcDx/e7p5uhjkC dM89xqHhbhO3Yj7Yuv5wDiYg7RhcQebXG5nrkTRaRK4XJC1+vJhfd2CG0Jq3T2hRXDDUGZqzuXg 5B50dWo/fCPli8sPsFf9Zj/aRFqTZzbMRD3LDu2aSU/YRzKCoUJkwY2q5+IZjoKDyFXn0zsHuf3 7Ei7ogJ+tO4A46l1sGyUNJZrhWnR2jtH1Z1cWOf137KJbT8Y62gbK4hHJtXDlCU0FMN3ApMAIPs Xg980d93pVpCE2ttFBhB4ZkZ13DkG1p8QwE24r7ynV7nRUf9Z8Xy583X3xRiDy5wLHUJFrqydz2 iyob4YM5FqEN317+gQBddC7V5v+XYKfhDMmHk1oRB0rRE2bt1zRmBTVMQknOn762+l1XvfcQYps lKXUmK5gvMjE/QW9Ck+fVLaL6zjaUuk+xxcK2fJpzmkWmBXylrojfbv2clYbpQv+IGDU7xS4S1b pbqm+OUBd+A7zktC5r1T52ZtIEYLmwQrlPQAMjO9H8g1vJ6D1Z48OB4qFpbV6mtuR95cCGJO41X okUVDAdDo5Pgung== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A Add support for using the PCI controller in the endpoint mode on the SAR2130P platform. It is impossible to use fallback compatible to any other platform since SAR2130P uses slightly different set of clocks. Reviewed-by: Manivannan Sadhasivam Signed-off-by: Dmitry Baryshkov Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 36 ++++++++++++++++++++-- 1 file changed, 34 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml index 2c1918ca30dcfa8decea684ff6bfe11c602bbc7e..ac3414203d383bbd1a520dc11f317a5da9ca33e4 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml @@ -14,6 +14,7 @@ properties: oneOf: - enum: - qcom,sa8775p-pcie-ep + - qcom,sar2130p-pcie-ep - qcom,sdx55-pcie-ep - qcom,sm8450-pcie-ep - items: @@ -44,11 +45,11 @@ properties: clocks: minItems: 5 - maxItems: 8 + maxItems: 9 clock-names: minItems: 5 - maxItems: 8 + maxItems: 9 qcom,perst-regs: description: Reference to a syscon representing TCSR followed by the two @@ -132,6 +133,37 @@ required: allOf: - $ref: pci-ep.yaml# + - if: + properties: + compatible: + contains: + enum: + - qcom,sar2130p-pcie-ep + then: + properties: + clocks: + items: + - description: PCIe Auxiliary clock + - description: PCIe CFG AHB clock + - description: PCIe Master AXI clock + - description: PCIe Slave AXI clock + - description: PCIe Slave Q2A AXI clock + - description: PCIe DDRSS SF TBU clock + - description: PCIe AGGRE NOC AXI clock + - description: PCIe CFG NOC AXI clock + - description: PCIe QMIP AHB clock + clock-names: + items: + - const: aux + - const: cfg + - const: bus_master + - const: bus_slave + - const: slave_q2a + - const: ddrss_sf_tbu + - const: aggre_noc_axi + - const: cnoc_sf_axi + - const: qmip_pcie_ahb + - if: properties: compatible: From patchwork Fri Feb 21 15:52:04 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13985752 Received: from mail-lf1-f48.google.com (mail-lf1-f48.google.com [209.85.167.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F156A1DB551 for ; Fri, 21 Feb 2025 15:52:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153136; cv=none; b=OqY8KP8cCb2YM1daLT86Jj5hBmfXspc0t0/PPTHxHlpY4i/8TfdrcHEOziQUG4nfaKQTDxBNVxYjB5puSUdEdj4y19IpUM6cxVgQlVtdeQmkVbUUEr3z/bhYiWfHxatnDBL9NTFU2R0wnMK7UnN/+57fDEZ2gxsp3+x6dhNduJA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153136; c=relaxed/simple; bh=r63bMyziS5VAUoRIbBTBNVf6CyjstQjiNuFZTwV1jAY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hAYrnd7mheOzxX5E0YmhdoPc8AZchI+TrhyWAT88q+SP4WAXJ9ZfsodbCMhCddtL0he4mU5+DxrokgG204TrKKKMQXB/sq6KPTbIdv8EWSvTl8pQKGCQSb93nGWH33BaP8CO8Vr4fZ29ko6/r0XSyXJlX+Wxm75DQkoJAG1t/6g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=XNu0+A0a; arc=none smtp.client-ip=209.85.167.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="XNu0+A0a" Received: by mail-lf1-f48.google.com with SMTP id 2adb3069b0e04-5452c2805bcso2541497e87.2 for ; Fri, 21 Feb 2025 07:52:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740153133; x=1740757933; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=md2U+XG4zVBPU+kJo14bBfe09ZT4A11xAQxscpC41RA=; b=XNu0+A0aSSTO2CUQQxhsdW5svifJc8etTCYKOVqyFo2LTPgqaEbVLrqrHsCBeiQTkF QiGn/tSvACRh/NTJh+L2Vb1Ra+E+FsjcQcpCS9CikJym712DgjilxwuzwusYrVHzXC3s 6KenJEJVdKccxU61qhWvU/Ue7I1NVNZE3LVVSkw5/qU0NiYi7Ma8ouTItWLBl8ngXwox gneoB6o5xJFuHthlncA9dMLHAxZndEPXpCQiFmtBZTDBRP3xf5bCgGdffcas/acGU4U+ qQ+1Q3oOQs2eQGLOg/whR3/pfLWO/dRmXwDOL2Pk1dzoRUs9/E0lZ3xYKyhQ2TMbkCYv b3pQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740153133; x=1740757933; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=md2U+XG4zVBPU+kJo14bBfe09ZT4A11xAQxscpC41RA=; b=slpesKU8RbYswGiL3QzoTQK1kiKHKxfJzWzmUDfoN5FEtzwzXFs3yZahUY9AEgUFk3 8FeaFZcfoUWq88KMlHgO/4s2An/PtW0kNdoQa3ntlMMUO7PTqW9F4ZEp5j4MQKYfYntx MLdGUFHwnfVRmyEXA7y6qQ+6r0cEuUJSWhm0F+q/2LZxFWo8TkZ4sryX2uZLwaLl1Vao kNbjG6auIBWQwpooYLZBSXEsIb6IgqG7qjJ0lKDZAhDwhIoL+FRLuTczABiZCimm1sBi YTuO/4/0shbQEXCdLBxWvU2+1OzzCqjpPhIgJyPyWy7XOOm/fmxt3kD5DMTuJVRJRypX wUmw== X-Forwarded-Encrypted: i=1; AJvYcCXJhq+1L+luUzW0K0Tx6Exf+A77+O+L8JYmlyny8wh7qa6hvDcg2DdC0gy6oUtXFMSikCwTtx98r406ozY2@vger.kernel.org X-Gm-Message-State: AOJu0Yyw3wGqCqrxBduwajCyZ2nEEjcAGI+kr3IXYMQCzjxAJs7eV4wm xbHezR9hnTaWtKGSVqA4A31Q7IBgCBIVPAb/XPguEe4J7OzUGfOewJ1umN8DxlU= X-Gm-Gg: ASbGncu81RUL8Sjuhzlx6c0VVKBw9MKXElgMJz4fvau+lWQrMUI1ndmeYX7dusMTjzB hnuZ6OObbUCUhEs/xsYgfQ1IN2gj5HvJaIOL/odrQB9WzRlRwe6BOna8/0QcNn2WdJuHoHywCOD iaUDTZwLI3dI5CLREwGHhduAjVo/DKlA8tJG9kCe8PI6utsiNG6V9JC64XIqT+aDcfQqofS0zJ8 ZjmZ0w6hRWTRyTxBX5JZfenL5+m94EH31KCadLyIFJ5NsGFw4YX0ikUptCZhm7k4tof9V7myKqM /kSnPcMAN+ONqbPPJxX0kLecOvA4/YATO4h3Bs4SJu/i0wbqR/zUVyEiXwYf5unpdojp+Q== X-Google-Smtp-Source: AGHT+IGbMcerfbwYgeYw6YLssCNVTGm0A7e8f1N/RMimd9WBVnYYr2qhKyh+qBmIMoNFdbv0docIBg== X-Received: by 2002:a05:6512:ba5:b0:543:9a61:a2e5 with SMTP id 2adb3069b0e04-54838ef78cemr1638320e87.23.1740153131920; Fri, 21 Feb 2025 07:52:11 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54816a55851sm287643e87.27.2025.02.21.07.52.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:52:10 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 21 Feb 2025 17:52:04 +0200 Subject: [PATCH v3 6/8] PCI: dwc: pcie-qcom-ep: enable EP support for SAR2130P Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250221-sar2130p-pci-v3-6-61a0fdfb75b4@linaro.org> References: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> In-Reply-To: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> To: Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Mrinmay Sarkar , Bjorn Andersson , Konrad Dybcio Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=992; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=r63bMyziS5VAUoRIbBTBNVf6CyjstQjiNuFZTwV1jAY=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBnuKEiMghTZnHdd+xhyWX15/p0yt7X2L/g3fJVA V474rUbS7qJAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7ihIgAKCRAU23LtvoBl uIedEACmYKkrGylvmir9udVstpPuKUV6LsfVVylxsAMVdyVj2j4C75HKY5dilcPrULL2IuHR/TO hvBxPXwExZ2hAvCSw9IaHCsOGScC4PqHdSYyhRIJn3/qkoRw6HI4qm6TyrLOFLYj7iVAxPUL9c+ jSqTvqDMHskwYt0fhvzMi7aRPFaT0UJWw9fBEZq9oUczMq0lv7sx92Ut6MukjNqmxjHhOiRBzu4 uVWMW9TI457V8tqTxz64/PTMpZnECv8oz734AEcAnrfpuSf5yqhEfwWclz6z2IhV0p7yCmoawEm h+aBT/ouSAx3FXgOcUaWkCHuVjKI/Bk5auAPcjvCqfKyzRlBsqrnkifoqkLNGDf4mMNcLjEeYO0 Iwj72vp6yWKBz84VzmmvoWYkmcfjW3lxy3JNSgGpqs28bhL7JcNkeSrrdbLYryyAM2CUhq75FtV 6PPPqVcv0pwz/XiC5mAX3BP3LXgB8tt1Dhwqf8ico9vtIacs+teN0SCJyoPvMMd6lRhM91V7XD4 3FvqVdgJxhmrQAQGdwnJlVlaaxDxmPwgGiqM7++XoYaWS/1Bo9jZM/BiRrusMLeFEqgvOWmPsEv HHGIysIJTlwbnTBYJ9xQXrjtfGQ/COARIc8Eogn/cem2UVYSEgEAkWALxzcnVPbLQM+PdbTp/i0 y2F1AHp83SBR4BA== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A Enable PCIe endpoint support for the Qualcomm SAR2130P platform. It is impossible to use fallback compatible to any other platform since SAR2130P uses slightly different set of clocks. Signed-off-by: Dmitry Baryshkov --- drivers/pci/controller/dwc/pcie-qcom-ep.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/pci/controller/dwc/pcie-qcom-ep.c b/drivers/pci/controller/dwc/pcie-qcom-ep.c index c08f64d7a825fa5da22976c8020f96ee5faa5462..dec5675c7c9d52b77f084ae139845b488fa02d2c 100644 --- a/drivers/pci/controller/dwc/pcie-qcom-ep.c +++ b/drivers/pci/controller/dwc/pcie-qcom-ep.c @@ -933,6 +933,7 @@ static const struct of_device_id qcom_pcie_ep_match[] = { { .compatible = "qcom,sa8775p-pcie-ep", .data = &cfg_1_34_0}, { .compatible = "qcom,sdx55-pcie-ep", }, { .compatible = "qcom,sm8450-pcie-ep", }, + { .compatible = "qcom,sar2130p-pcie-ep", }, { } }; MODULE_DEVICE_TABLE(of, qcom_pcie_ep_match); From patchwork Fri Feb 21 15:52:05 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13985753 Received: from mail-lf1-f47.google.com (mail-lf1-f47.google.com [209.85.167.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 627EC1E2838 for ; Fri, 21 Feb 2025 15:52:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153137; cv=none; b=E1aoFSoafZwyv/BR0xXMi9GFMJZCDb0KHXZMYyoeOG4JZyQ5lVhPC+RzWQC6SVoQYhLvIrQ9D3WHC/v1q0LqgRVM4w5lmwHYvQ3uC5xZyRAJI3UPLc1yQ/uTFZJd3v8EWAUyKJeRR1zSZ4X0NwmQjMne/3GRNEQqQ7s6KiBN7fM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153137; c=relaxed/simple; bh=b6PLMBw7yyw15o3VEzosQAWxFJYLV5zXvl5ZUGHocbU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fIOD6qHGwxWW/2sSiv5tKkCXXvnfFC3rySI1HocyB2NQrtDsZpSZvyaU1IZCxfvdZ2tBnXxQpOL+I6QRYwSXmC/NeJKsvV9904LnjGGXcl1hBgS8yLX4sMaBIXXT3NjHQ2RCrgfP7Fy6pe/AYDx6j0HGvkL60qo5SMg/0F0PMZg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=YCn26tSX; arc=none smtp.client-ip=209.85.167.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="YCn26tSX" Received: by mail-lf1-f47.google.com with SMTP id 2adb3069b0e04-546237cd3cbso2273413e87.0 for ; Fri, 21 Feb 2025 07:52:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740153133; x=1740757933; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Hf+01lWdYqM6cH2pf9TEQebVcTlfAkpm0nesnJVjo8c=; b=YCn26tSXCcwF6annzF5tNuwe1dCHTDxDmuGKB9btWOkBwM/wmqFbtJTdmDzAQsyDa2 RSnOTW2md5sE03r0wl96TmPoGYH8iDmi9FvbAOWLKx9aL9NunCeWPMcuG0ZnDhAYrHVr xEubhfUWnc7jvPjbQlAkTn888vuGxsatnJSLGDNACXb4IG5zm7RU3I5xuOIDc7ge0JMm GUycSvv8ASAWoMDLJxSwBjghQm6uo8GkLJgkV7H+ig+l0QreQro05oFw+qMH5zOUuguz MtArvEeQiVFr7Wi+XJdQpFmeQ46PmT0O2xRJlQg3yxlaraivCJzEx9I3Eg7z+2qrTets 1Z2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740153133; x=1740757933; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Hf+01lWdYqM6cH2pf9TEQebVcTlfAkpm0nesnJVjo8c=; b=JKa3LWIzKPmNAvRO1f+15AH0NZCbjkxfpFUHA8nxR7aIQnntuY/sNwbpEeQcWMDgCi sA7uLRHVMYJWy6PaXHlNdi1RaXyo6dK70SkknGhkFNTNBC+F/H8vu2oKYaMoK3CWm8E2 V0YDHwzOyFglMD/3mD/WAzF2YRp4Z+NEqqAF/xgUDIvXgK8Vv/yrTq9PeEWTm6IF+J7Z D48FRRfFcQctDhuwt7edswi53Wpw9omPxXRLWeHhMit4CujtG5cASIDb6xRfTsQM37av kdkhUkvDeQLR1jHwHk62JyW44q7sqKWtXqiUM6lB1jbDFNvZYOn/EfeFg5B8JRj737us 26gw== X-Forwarded-Encrypted: i=1; AJvYcCXw8ElVGpqpR2Fz12E0THp7cEndxtnwwQXUfrl6uo9A8iwsmpi2djgDqFmKyeayclZXKBEJE7wga7DnTY//@vger.kernel.org X-Gm-Message-State: AOJu0YwPk7j+MGoK3yvBnfbs/K7grZG81f4Ve0i+13WWnsSl/wbq2Qrr rZVPhj6488/AgDXELtLw8KuU/pFLiRi+Ql0mIPPmQsMUOzHELg+SbckEMPCAxKk= X-Gm-Gg: ASbGncvN+imZ8Cfo8t+fRbipGjQoT+JowW4fejsSSm2Vfs8ePHrh62u+EiHF4ufsDRy l26AN/233kQrYSixAqM8lm3JsC6QuMW+2sM0pNvnpHGlZerw3ywBoUsskokipRAzOWuangt91Mq rzgmIOhtKhI4VvjsCKb2OM6+06H9lVAOY3hJFIAIQmnBBKJaT0lcKzWlrfG+xOiP0r4S427+RhS h/UOEZzcCcM/6hIqZKgl8nbUO62yn6m+VumDGLFceKtuIXW2IuLoX+SnbCdmg5OfqtMQPkVoghn 1i+xqKTHT/FMeKOXWTjMMCzmEskMjfpUXOj2PfGVTP7sqZ93BkjL89YpE/gscfaSqKMN6g== X-Google-Smtp-Source: AGHT+IFK/BW6WRfk5AFZvJoLcO2PKHdti1399J++2O52dSFTn5Nhq5RV0d2Y2l04B0b9I6MXTb11ag== X-Received: by 2002:a05:6512:2354:b0:544:ca1:da41 with SMTP id 2adb3069b0e04-54838f78dbemr1431389e87.44.1740153133477; Fri, 21 Feb 2025 07:52:13 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54816a55851sm287643e87.27.2025.02.21.07.52.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:52:13 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 21 Feb 2025 17:52:05 +0200 Subject: [PATCH v3 7/8] arm64: dts: qcom: sar2130p: add PCIe EP device nodes Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250221-sar2130p-pci-v3-7-61a0fdfb75b4@linaro.org> References: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> In-Reply-To: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> To: Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Mrinmay Sarkar , Bjorn Andersson , Konrad Dybcio Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2669; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=b6PLMBw7yyw15o3VEzosQAWxFJYLV5zXvl5ZUGHocbU=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBnuKEiLu4pfIYUZYk2R0MP9UobeotuKgNJ4Vvhf 444qj3IgI6JAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7ihIgAKCRAU23LtvoBl uOVzD/4wumWgTSyYzm8guT77vJxWxEvDxLtib6B0StQvn1OelUa5kd2rD9mt7iDV+uuxqVEcu5J QhjoQl99UqfezKsMhYiHN15aeVKVzP4c+ZDss+vog1iokW87cyNooH1Uk3uWoEA0mKeY0pXh8EJ 1Ouf5D16bMD/KaanyXnQzLLy9uvx4hA7cIQIgrvyG6calt+vBYuZhzZ40Z6wzcsVMYQ1rthHEk5 j5mNBXQb5eDQBdNSHJKB2pGMGxGQ5GsKlEodn2d092CeJop68Uni6wkmeycN5z8xLKZQjddi8Fa POLMzqLshMH5iHi477NCBWq4xmi/2xCxRUSmvCHTrQs/dgmQcb/jUTOSHicGmANOPXF9Oz4Mtjs QQwjryHC+bm8MkZOeR0JuP2TDL98czDcyqbsKs6GM7wZVEMOXgl3d1NjwpxuRGi0H3ZNcADhAtL SxpzxUrQ8rm/G0DZEOM+jKDaYecYlTbtrB8auPz1PweNuwpnfCkSoa7yuDltN3nyjU8zvoUm3O+ iprtfdKlHMgK50sk7Tj1WxRvS2pyjn5bZfDNsB3ued59hZV6LKRIMwcFwP0I4s2KKoiDpPN5sHs 0CKDHCzGjo7AeniTpfUqYKbMYvEFbmdmF2Uv5fDTi2slzoSbq4pxOMnR5i7oa4xwfAjD7b6UhZo Af2oEnk+Vto7skg== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A On the Qualcomm AR2 Gen1 platform the second PCIe host can be used either as an RC or as an EP device. Add device node for the PCIe EP. Signed-off-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio Reviewed-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/qcom/sar2130p.dtsi | 61 ++++++++++++++++++++++++++++++++++ 1 file changed, 61 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sar2130p.dtsi b/arch/arm64/boot/dts/qcom/sar2130p.dtsi index dd832e6816be85817fd1ecc853f8d4c800826bc4..b45e9e2ae0357bd0c7d719eaf4fc1faa1cf913f2 100644 --- a/arch/arm64/boot/dts/qcom/sar2130p.dtsi +++ b/arch/arm64/boot/dts/qcom/sar2130p.dtsi @@ -1474,6 +1474,67 @@ pcie@0 { }; }; + pcie1_ep: pcie-ep@1c08000 { + compatible = "qcom,sar2130p-pcie-ep"; + reg = <0x0 0x01c08000 0x0 0x3000>, + <0x0 0x40000000 0x0 0xf1d>, + <0x0 0x40000f20 0x0 0xa8>, + <0x0 0x40001000 0x0 0x1000>, + <0x0 0x40200000 0x0 0x1000000>, + <0x0 0x01c0b000 0x0 0x1000>, + <0x0 0x40002000 0x0 0x2000>; + reg-names = "parf", + "dbi", + "elbi", + "atu", + "addr_space", + "mmio", + "dma"; + + clocks = <&gcc GCC_PCIE_1_AUX_CLK>, + <&gcc GCC_PCIE_1_CFG_AHB_CLK>, + <&gcc GCC_PCIE_1_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_1_SLV_AXI_CLK>, + <&gcc GCC_PCIE_1_SLV_Q2A_AXI_CLK>, + <&gcc GCC_DDRSS_PCIE_SF_CLK>, + <&gcc GCC_AGGRE_NOC_PCIE_1_AXI_CLK>, + <&gcc GCC_CFG_NOC_PCIE_ANOC_AHB_CLK>, + <&gcc GCC_QMIP_PCIE_AHB_CLK>; + clock-names = "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a", + "ddrss_sf_tbu", + "aggre_noc_axi", + "cnoc_sf_axi", + "qmip_pcie_ahb"; + + interrupts = , + , + ; + interrupt-names = "global", + "doorbell", + "dma"; + + interconnects = <&pcie_noc MASTER_PCIE_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_PCIE_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names = "pcie-mem", + "cpu-pcie"; + iommus = <&apps_smmu 0x1e00 0x1>; + resets = <&gcc GCC_PCIE_1_BCR>; + reset-names = "core"; + power-domains = <&gcc PCIE_1_GDSC>; + phys = <&pcie1_phy>; + phy-names = "pciephy"; + + num-lanes = <2>; + + status = "disabled"; + }; + pcie1_phy: phy@1c0e000 { compatible = "qcom,sar2130p-qmp-gen3x2-pcie-phy"; reg = <0x0 0x01c0e000 0x0 0x2000>; From patchwork Fri Feb 21 15:52:06 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 13985754 Received: from mail-lf1-f54.google.com (mail-lf1-f54.google.com [209.85.167.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3832121146F for ; Fri, 21 Feb 2025 15:52:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153138; cv=none; b=CO0r8C7SP6MDkQWg+6g2Y1WgyNa1FokFddxWoMxELPs+PWYifSnhz1l8V4AeM0zt+jvdvXoONV+7n5QpmmEKAvUkgSE365Oh4XbiEfFqw9Uz6r2mEbpqDprgypU5NHnvlmGdK/ba5IPxtycW1dyxAYhxHt5zFzCLSflYt2tL/vk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153138; c=relaxed/simple; bh=itIH8UmE28DLal026/vQWt51OaBADCkRmt6MMWb6ec0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=KUVNhYYs2C7AbHXeBk14VcuSVOfu7NvvR/lGz8SMJg08aqqiIAuUfdl93kWlVdPMShl2RrxQ8L+7654ioBfkRXaiWMPakX14uc9uhsQgClci+/uIPvh7tfzK9v6czHjAxELMW67NuO1QN2E6XhyrKwCkVkYNaXpFKROyI0LVu6U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=QhnuiKTi; arc=none smtp.client-ip=209.85.167.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="QhnuiKTi" Received: by mail-lf1-f54.google.com with SMTP id 2adb3069b0e04-5462ea9691cso2476238e87.2 for ; Fri, 21 Feb 2025 07:52:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740153134; x=1740757934; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=VcBk8LX8RGiFV095rZ/v8IBisxh6FvmuEC9JHwGym/o=; b=QhnuiKTixEqncOBSyU/e8BRYtX4GoPwKQSFigZZUTyJgHJ7i4kVl2CKQbriFM9mz2V NsgYlKFeo5NWbZxHXRedxaB2ibmgsd4+bcVK06fyV+uOdIfD2tb5+guRwSUpK//bnFY3 kXwsRUPDsh3oHlpuyoq/OeV+ZJw2N56lXtf+oWs6yFTJIEaUc92YSy7fs77uB8sI/T0v wNlgNpZDrYcFsOBVDICmza7PxjwDZ6M3YVL8Eakm3KrdstwnuqFj1KjTDYzNZdr+I7Pq QMvwKdnFNk4vMlM0cpzWa7hyGydCc/PRq+fyeXIpI9XRV+bHN/GwZ9yfxqfwKriMO9+o /veg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740153134; x=1740757934; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VcBk8LX8RGiFV095rZ/v8IBisxh6FvmuEC9JHwGym/o=; b=PSfnZiAk3RnQCEo2r8REFCiEIgM/QK3mfA+Nk1Pg3QC6WvEyq+znoabgw0MnnhMEfD eugws5DFv7sfbWS5fJqg3a3gqEGp0Ydhsx/t6MLc8k89g29PLcTP37RMgjnaJdwoDTVL e7AXcGhKQGXxPCg9SRjA4f7B4SAfvZPdiVaZ2IJPGj6T85lJWa7YKbRAy2tUqDRlFQ2Y RMIc6houVJOPua84TJnfnUVEH29rNp5SU30cEb3Dml8ZPjIMYfwuOCXULPmHf0CLUYzK vArmEQ5uB592a9Vf7srb4v3zF1hhDJTk/Zwv6KjOjXLxisAdT5CyjA7oB5Pn13rCGqDd JjaQ== X-Forwarded-Encrypted: i=1; AJvYcCWJKjknMb4CuIyOuLYJ6Psp+nuk86blZfy7uLT8eLuf/vL4BHUNPNDlbanvShuT+tF/77+DMLYhSgc91T9l@vger.kernel.org X-Gm-Message-State: AOJu0Yz2GoU5RyKUe3F2rr3tTkubtOAAOyegihRqMItddNf05Dzta9kw 6zkPJvGJllxIBX3Kdc1FMLZJAgKIfmTBRJuCaaKGEJ+1Yzj+n3IkSo2z+ic0oT8= X-Gm-Gg: ASbGncsiM/QxvCoNRt2yctOECjBinM+XCz66WL2/eCHBOyQm6Pful/a5necGUkOhyqR l8iqIbuHnG36v5rUQ29ZGdTt+3/SQ2WcB/cUePF5E1+3yjMV2apta2p3NU3wjgdKXGaEoaBl+fs GN8V4Pc94+RpcPE4dVsuNEWWAbqE+jBtZAuc1e4ExYj0zmJJrfbsZS7SqVS6mTT6kix8VwYFEA8 EuSHtfew5SMDstJ860W6KGVfP8dSyPL5l34mqZlTdiophCpzahae67Em9JvzN7dwzGIY2sPvYJT SvBteIxUwpt6ZwX84AAf6YzXZfis2O5lU3T9crftxPo8vF2YDvC4E8kB7xPlC2YERI6s5w== X-Google-Smtp-Source: AGHT+IGXwDQ6KvAlUvgVLHl9BpLcdHtn4LDHMCX5t2NTi/kJuJKg0cz/4viQPsv+yDPDkIHr723vVA== X-Received: by 2002:a05:6512:3503:b0:545:95b:a335 with SMTP id 2adb3069b0e04-54838ee79abmr1182590e87.14.1740153134346; Fri, 21 Feb 2025 07:52:14 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54816a55851sm287643e87.27.2025.02.21.07.52.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:52:13 -0800 (PST) From: Dmitry Baryshkov Date: Fri, 21 Feb 2025 17:52:06 +0200 Subject: [PATCH v3 8/8] arm64: dts: qcom: sm8450: add PCIe EP device nodes Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250221-sar2130p-pci-v3-8-61a0fdfb75b4@linaro.org> References: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> In-Reply-To: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> To: Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Mrinmay Sarkar , Bjorn Andersson , Konrad Dybcio Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2643; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=itIH8UmE28DLal026/vQWt51OaBADCkRmt6MMWb6ec0=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBnuKEjzP90Rsi8wZFwY1H7vj6P3ZzTAfBsi5R7u f090X2czsuJAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7ihIwAKCRAU23LtvoBl uN75D/9s5F14U18NUkgIuUc/tS92qDUirdg/CqgymIIjiZr4UzLk1AapcRVsrtNLfgzaZT1H5Rl Kk0Gs1lchiauAdklqFB0V5kYqPoCUro26yAjssr7B+GoRy/VLyawcnQNceRA4QTThknZn81CfdZ h4Ynu1kt15nXjFWoCrrZH3SvcxS9z1Xga3Hkng1nCnBFXGL8eoC1GJqf+6D2zbDCv2OVKnJDGBb X3Fo2m4fjIlmr+7MDHcuOWr9GXkFOyiH1zzU+JFL7ljVP4YIjMo0DFlkaH3ahsQTZ6j5JhEhWUe 9j9zwHyvOJ+Kcz3WA9M26htXbYneF1Diwu9WplGL8C5lRQpYB9uxAtvDXILo1QsM60lBP12sF4Z vVIcoOZyBa5iL8MGtM7zI9qyjr8Re2wincJ2m82pkW6nt9HSssnuBsAL9Dn+VDuJ6j4VMe1cjqx S77og6Shhpoc9JunjDxl3iClfK1yMpCLgVABuepNWurpa1BfoVwKnnpXOVFTmUqM7/KO4xXYygI 2TzXh9NzainkP2rEQbmg4deUYPRGAQ3qyqnTwuUcfzahligFTmus9FUR/TJGf8/OMbSN5+tGS2E YvO+XTBAEE3cP4teEP33Jtm528bE/5NvlgI9Ld4WKDowjd/eX/KqduOyyccCntQhvb/XTosLVwl pDMcjIcbPgZnE8w== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A On the Qualcomm SM8450 platform the second PCIe host can be used either as an RC or as an EP device. Add device node for the PCIe EP. Signed-off-by: Dmitry Baryshkov Reviewed-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/qcom/sm8450.dtsi | 62 ++++++++++++++++++++++++++++++++++++ 1 file changed, 62 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi index 9c809fc5fa45a98ff5441a0b6809931588897243..3783930d63a73158addc44d00d9da2efa0986a25 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -2262,6 +2262,68 @@ pcie@0 { }; }; + pcie1_ep: pcie-ep@1c08000 { + compatible = "qcom,sm8450-pcie-ep"; + reg = <0x0 0x01c08000 0x0 0x3000>, + <0x0 0x40000000 0x0 0xf1d>, + <0x0 0x40000f20 0x0 0xa8>, + <0x0 0x40001000 0x0 0x1000>, + <0x0 0x40200000 0x0 0x1000000>, + <0x0 0x01c0b000 0x0 0x1000>, + <0x0 0x40002000 0x0 0x1000>; + reg-names = "parf", + "dbi", + "elbi", + "atu", + "addr_space", + "mmio", + "dma"; + + clocks = <&gcc GCC_PCIE_1_AUX_CLK>, + <&gcc GCC_PCIE_1_CFG_AHB_CLK>, + <&gcc GCC_PCIE_1_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_1_SLV_AXI_CLK>, + <&gcc GCC_PCIE_1_SLV_Q2A_AXI_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_DDRSS_PCIE_SF_TBU_CLK>, + <&gcc GCC_AGGRE_NOC_PCIE_1_AXI_CLK>; + clock-names = "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a", + "ref", + "ddrss_sf_tbu", + "aggre_noc_axi"; + + interrupts = , + , + ; + interrupt-names = "global", + "doorbell", + "dma"; + + interconnects = <&pcie_noc MASTER_PCIE_1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_PCIE_1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names = "pcie-mem", + "cpu-pcie"; + + iommus = <&apps_smmu 0x1c80 0x7f>; + resets = <&gcc GCC_PCIE_1_BCR>; + reset-names = "core"; + power-domains = <&gcc PCIE_1_GDSC>; + phys = <&pcie1_phy>; + phy-names = "pciephy"; + num-lanes = <2>; + + pinctrl-names = "default"; + pinctrl-0 = <&pcie1_default_state>; + + status = "disabled"; + }; + pcie1_phy: phy@1c0e000 { compatible = "qcom,sm8450-qmp-gen4x2-pcie-phy"; reg = <0 0x01c0e000 0 0x2000>;