From patchwork Mon Mar 3 20:12:29 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 13999400 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D40FE23496F; Mon, 3 Mar 2025 20:12:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741032778; cv=none; b=PoqWx33crTkJJdYA4LcEfMR+ur4JIXl0cf5RiXFi0v5Py0gjY3nyqBMOKs8QPNDDIz2KucrT7CHncv6W3JRyqlrFcCeXtWg6zk6yzCRg9Xdzb/PNtTKcSplo5uGTEaWSPdjzN46GUKP9owJHXgxIWc4LtJWxnHIQ83jzcVWb6b4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741032778; c=relaxed/simple; bh=dWuDucdAeV/mFM1ndqJ+oLirURB02bcafgwTsUQP6b0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=WE9+T9jetUj+jsCnHKiE7rWeBbWi2OBuv4PSH/ulyyJUls3BApDpvWV3bCgKtlDE1XJwE6UgcBEx2IenUmGFCTFol7s8S6LIVxpkUn7rxd+tRlcftPZ5p2nF05QH+ow6W+N8g8AVQ1LoAI/O+MRwxy95cuB0EZb3dcbJsLu40T0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Z/A3vQY6; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Z/A3vQY6" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-439a1e8ba83so46345055e9.3; Mon, 03 Mar 2025 12:12:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1741032775; x=1741637575; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HTrTXdeQJ8Vh0YWOZVmijJZ9QCN7itcgg4Zz4eKg6Dc=; b=Z/A3vQY6oMqmMK6JPp6GuYOAoyMHiOnne2VM1X2d9Jd8KcIOSwwREQI22y33uSKd1B cOdg4tECWyG/fBeK0AmCs9N4lM463+eFs95TvK8bpAdl7BiPFjzVxMt0W39aVIzyUhr6 R1BXBWo5s48hQdtSN7tCk7O7ThSHoMUn1IifIi49emerT/D85KxtFu2/OpXGE5WeZ27U 7gOw8aK9PbIQN1r49ufIyGgRqrI2pv/IxikKm01fIJt3Rl9KHORPupjSnlXclkUvShOL DMJGzwRcT05PutaAIKYuSuEdX88O3qXU4sABUP7ZePVrO0TkLQA38tgmOJr6JERU66T1 j5Zw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1741032775; x=1741637575; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HTrTXdeQJ8Vh0YWOZVmijJZ9QCN7itcgg4Zz4eKg6Dc=; b=VNvdovkAXXVTSucU+YiZEtxquyt0UvWX5zKRNb+zCAhp/g822fF7Sjmc2f2DBz0S9Y +eK4Ck833CdoYF2MLdoZ91EYSxfp2U4/2chQbBP3Jpy++SOiq5+it4CbDPyreUALh5KH tHs32e6UlRv578x+XNcxpXGFKzk4ixgycCn7UMDQVDH84xMn+cDqblWLS5FYQOSiJ4+r TNTqDKZfxwX5GAjoGgAxEGrWQRlqDmN9Qg0f8GEad74A/daploJeZ7TrjoqlN0nhv5mu QglB9+7AQ8syzTlYfke8zslVLk2BSUg7oAwKhbPTnUxyZggNNb66DY820xIT4DmHvJtU ttdg== X-Forwarded-Encrypted: i=1; AJvYcCV5YBrjqpaFz2YobbU8EZ9ICevYeTlXtBY/H0eyEfkKGj1qF8SlYdq2UaKRJ/qNMPUKUysx4nhuwym9t46/saACBg==@vger.kernel.org X-Gm-Message-State: AOJu0YzlA/qIcjuu6tcB0YpIeHv193oKh4J4SgyNCJ3sffZOm2On/+25 GZE44ORMa1jFYAz2Z07+vnkzKqMGWEBmlcTc3fykYN+AN+quWTWH X-Gm-Gg: ASbGnct7cQud8Aa9u6PECKH435cpr2swFpA1yo0Bts6J94toTpvb9uJYn8neA9THmVo ha0/JbBe5ZImF3YMutoEkrP6+nnCFT7+IlhVZFUEuou933+PWZsFVnNlW2IiehQW0tOMeDmMlCE /Ch16a7A5dFSToQHxCknFm1LCiP2y9v9NPLLY7c6pDvOarzU/8fJDD17S2IaXizyktFor7V3Ki5 a0FoWbQdFMq8PBFjy9IdJ0fO0RLT+Sx3VMuXdHMpKZJmsr12f7AQWOkcWJ7Av4aqEEGrY9Jb8sL MBn20jxqrK42jAq6xLySC7F2ohzVkLILiyGtttE2v2Ol/tud6TwFVHBnaN8QWBe2ed4SsF6s X-Google-Smtp-Source: AGHT+IF63gctwZ+ULy6tl82XWv4JF8K/mXmsMV95nov1Re61c/y6S88j7nwELxu3ii7+grbbaqGjtw== X-Received: by 2002:a5d:6da3:0:b0:385:faaa:9d1d with SMTP id ffacd0b85a97d-390eca27431mr15108650f8f.35.1741032775135; Mon, 03 Mar 2025 12:12:55 -0800 (PST) Received: from prasmi.Home ([2a06:5906:61b:2d00:5c8:2ec7:65d8:a3a5]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-390e4844a16sm15447752f8f.79.2025.03.03.12.12.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Mar 2025 12:12:53 -0800 (PST) From: Prabhakar X-Google-Original-From: Prabhakar To: Philipp Zabel , Geert Uytterhoeven Cc: linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 1/2] dt-bindings: reset: Document RZ/V2H(P) USB2PHY Control bindings Date: Mon, 3 Mar 2025 20:12:29 +0000 Message-ID: <20250303201230.186227-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250303201230.186227-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250303201230.186227-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add device tree binding document for the Renesas RZ/V2H(P) USB2PHY Control Device. It mainly controls reset and power down of the USB2.0 PHY (for both host and function). Signed-off-by: Lad Prabhakar --- .../reset/renesas,rzv2h-usb2phy-ctrl.yaml | 56 +++++++++++++++++++ 1 file changed, 56 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/renesas,rzv2h-usb2phy-ctrl.yaml diff --git a/Documentation/devicetree/bindings/reset/renesas,rzv2h-usb2phy-ctrl.yaml b/Documentation/devicetree/bindings/reset/renesas,rzv2h-usb2phy-ctrl.yaml new file mode 100644 index 000000000000..ed156a1d3eb3 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/renesas,rzv2h-usb2phy-ctrl.yaml @@ -0,0 +1,56 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reset/renesas,rzv2h-usb2phy-ctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas RZ/V2H(P) USB2PHY Control + +maintainers: + - Lad Prabhakar + +description: + The RZ/V2H(P) USB2PHY Control mainly controls reset and power down of the + USB2.0 PHY. + +properties: + compatible: + const: renesas,r9a09g057-usb2phy-ctrl # RZ/V2H(P) + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + resets: + maxItems: 1 + + power-domains: + maxItems: 1 + + '#reset-cells': + const: 0 + +required: + - compatible + - reg + - clocks + - resets + - power-domains + - '#reset-cells' + +additionalProperties: false + +examples: + - | + #include + + usbphy-ctrl@15830000 { + compatible = "renesas,r9a09g057-usb2phy-ctrl"; + reg = <0x15830000 0x10000>; + clocks = <&cpg CPG_MOD 0xb6>; + resets = <&cpg 0xaf>; + power-domains = <&cpg>; + #reset-cells = <0>; + }; From patchwork Mon Mar 3 20:12:30 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 13999401 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2CD69236450; Mon, 3 Mar 2025 20:12:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741032781; cv=none; b=a2SHmwXFNe72zVwRG8AVrGZ4JWRqeSi0y6NV5DTeDDjnLHKkUdX3EZWuIKf9j3FQZ/anhsWtZliUDSmM3w9NypvaozQncKnmoYelotX+QAGSRxR82AMiST38rZk3M3CJ46tumu16T2c13D4voTtljoJJLGOVhu5f2SuBZiX7vac= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1741032781; c=relaxed/simple; bh=j1GOyri8clWLV6gk9oxlX10OSoienhVKi5/DH7gN/NM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=uqMYbe4FDlHEJ/NSV8w9JG4NNEIkIj8NRKYu+CJyVkd50ViWMafOQHVLcpAZABdmWmUjVaDeWneOtsKBVYgrE8r35ca9fhdSInOqWnRe96amnfhcKf5aPTOMmQvhlwZz1uEgI9BjoyEilaQgE6+8jmx8Y/yZDkKvk7k3sIv3j28= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BXDoULTr; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BXDoULTr" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-43bb6b0b898so16253745e9.1; Mon, 03 Mar 2025 12:12:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1741032777; x=1741637577; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vX2+4Eog6d6cNohYxJYbUMt9mMzLGfIeRmLh5xVB2RE=; b=BXDoULTrAdb7sBdy67N+A8DTk4gMt2O4UKS6dN0YkqSLKEgk885QOhIJFat+C+/9Qo UkXtL3W8SE1hJdvjNlTRMG0twqxZI/BDc4CsTvZD08HRgXh3ZFti6tERfriklmQrzwbz 03LE1oa/Ll5W44FrKcxVjTxpi4KXYjxhM/YTy0ykY5ixKsV149P+Y05wNwD/fsEis8j7 iB1FQwJjF86EVqKymLiyqS1gFu4KjfUwY9TyEvdDjqKYqjaHLmVZfSNansl1GfozUwxx vMT7Wjer5bTg2ktyIxajnipcl9KHsKlZ5gJgcWPi+CaYndI526NYh//G22AJXH1om0n8 Ycew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1741032777; x=1741637577; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vX2+4Eog6d6cNohYxJYbUMt9mMzLGfIeRmLh5xVB2RE=; b=K6wgGEJRhxX+uNnofLCOdKH4/hM/3ZjCjwv4El4lh7knNF5k+aswCWls9sFNPi50aK iB1xTe9iXk+nEpouohnEbrpIZ/Q/qYX+wdUSMqa28zks2zD/WbR9sHcyrMMbRLKmMV34 brCx1zjUQZ+AFRv/0lGhfTf2W2hu0VrKmGgUVt4cOi/7FPWa0OrrOhfJlURbtl2z2/FI grO1piITubSHCiyXcd+kllGVxbVROu7faZxTD7lJs1uV61zVSU/iyL1zD6fm9zvzwF/3 LW9emyzOLl1YKMxaFcGYkT426e/tx0iP0pfgxhwOFXqGNQ3KJqWi6f6ds0tPryFqVBtu k/3Q== X-Forwarded-Encrypted: i=1; AJvYcCX9xmvuTMlIYwnWH07DSfLnZp4sDgh4TnI1gXaFnTkwOadx6CbD1d7WO061ZOTBw3jxJ3VsNHfxeIctsEP7ula55w==@vger.kernel.org X-Gm-Message-State: AOJu0YzQWsAUFd8zxNQ2k3PnGYHedxrsL5XCX84dM49pbYs4IfkrODuy tmHOYlGBBJk3dtrLq1jrv0l/EsXWcvBcsw9Ax8XAnS/Xo9EYFm1D X-Gm-Gg: ASbGncsd9eDavqHCScAIhii7tRSkEUSB0X2RvGYxyYMV4P132OOH9RUqbu7PViwoGCI vdR0rXXppzAfYVujouJYCRTYo0ag9FeLaMHYUaAQ36hOwGhz/dVgAfSCFF9OMPuL0TActN5peIM xvoxDza3FnCCPYRSB5+bsKIQtPrS1rL9jzo5CZ7QQ0vlB7yPY7mRaDoi8xQF42PqDhg1xk4Hdaj HGrcv0trQ5vMEU1tSTQtrzuizDF6Qq03e3sBfNbg/UsmzfpqAo5PmQGr/EdQ7bMvtRBt//04qMi vIvolVk2WsBR/rnWbVhVk28yGKnxjRBpvcetneY8WFKvRcCn4rCqWQKkEpkkMQT0NECaM+Qo X-Google-Smtp-Source: AGHT+IEWGFcFdT7svQM0NodnVdHavkXc91K7cy2yVuOZjvDa/aCbuKmfkC4TaoAbHjoIhdtqVWFLzg== X-Received: by 2002:a05:600c:4705:b0:439:9f97:7d6c with SMTP id 5b1f17b1804b1-43ba6766cbamr130790385e9.29.1741032776792; Mon, 03 Mar 2025 12:12:56 -0800 (PST) Received: from prasmi.Home ([2a06:5906:61b:2d00:5c8:2ec7:65d8:a3a5]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-390e4844a16sm15447752f8f.79.2025.03.03.12.12.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Mar 2025 12:12:56 -0800 (PST) From: Prabhakar X-Google-Original-From: Prabhakar To: Philipp Zabel , Geert Uytterhoeven Cc: linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 2/2] reset: Add USB2PHY control driver for Renesas RZ/V2H(P) Date: Mon, 3 Mar 2025 20:12:30 +0000 Message-ID: <20250303201230.186227-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250303201230.186227-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250303201230.186227-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add support for the USB2PHY control driver on the Renesas RZ/V2H(P) SoC. Make the driver handle reset and power-down operations for the USB2PHY. Pass OF data to support future SoCs with similar USB2PHY hardware but different register configurations. Define device-specific initialization values and control register settings in OF data to ensure flexibility for upcoming SoCs. Signed-off-by: Lad Prabhakar --- drivers/reset/Kconfig | 7 + drivers/reset/Makefile | 1 + drivers/reset/reset-rzv2h-usb2phy-ctrl.c | 220 +++++++++++++++++++++++ 3 files changed, 228 insertions(+) create mode 100644 drivers/reset/reset-rzv2h-usb2phy-ctrl.c diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index 5b3abb6db248..bac08dae8905 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -218,6 +218,13 @@ config RESET_RZG2L_USBPHY_CTRL Support for USBPHY Control found on RZ/G2L family. It mainly controls reset and power down of the USB/PHY. +config RESET_RZV2H_USB2PHY_CTRL + tristate "Renesas RZ/V2H(P) (and similar SoCs) USB2PHY control driver" + depends on ARCH_RENESAS || COMPILE_TEST + help + Support for USB2PHY Control found on the RZ/V2H(P) SoC (and similar SoCs). + It mainly controls reset and power down of the USB2 PHY. + config RESET_SCMI tristate "Reset driver controlled via ARM SCMI interface" depends on ARM_SCMI_PROTOCOL || COMPILE_TEST diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile index 677c4d1e2632..3cb3df018cf8 100644 --- a/drivers/reset/Makefile +++ b/drivers/reset/Makefile @@ -30,6 +30,7 @@ obj-$(CONFIG_RESET_QCOM_AOSS) += reset-qcom-aoss.o obj-$(CONFIG_RESET_QCOM_PDC) += reset-qcom-pdc.o obj-$(CONFIG_RESET_RASPBERRYPI) += reset-raspberrypi.o obj-$(CONFIG_RESET_RZG2L_USBPHY_CTRL) += reset-rzg2l-usbphy-ctrl.o +obj-$(CONFIG_RESET_RZV2H_USB2PHY_CTRL) += reset-rzv2h-usb2phy-ctrl.o obj-$(CONFIG_RESET_SCMI) += reset-scmi.o obj-$(CONFIG_RESET_SIMPLE) += reset-simple.o obj-$(CONFIG_RESET_SOCFPGA) += reset-socfpga.o diff --git a/drivers/reset/reset-rzv2h-usb2phy-ctrl.c b/drivers/reset/reset-rzv2h-usb2phy-ctrl.c new file mode 100644 index 000000000000..5b6ad5f6dc82 --- /dev/null +++ b/drivers/reset/reset-rzv2h-usb2phy-ctrl.c @@ -0,0 +1,220 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/V2H(P) USB2PHY control driver + * + * Copyright (C) 2025 Renesas Electronics Corporation + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +struct rzv2h_usb2phy_regval { + u16 reg; + u16 val; +}; + +struct rzv2h_usb2phy_data { + const struct rzv2h_usb2phy_regval *init_vals; + unsigned int init_val_count; + + u16 ctrl_reg; + u16 ctrl_assert_val; + u16 ctrl_deassert_val; + u16 ctrl_status_bits; + u16 ctrl_release_val; + + u16 ctrl2_reg; + u16 ctrl2_release_val; +}; + +struct rzv2h_usb2phy_ctrl_priv { + const struct rzv2h_usb2phy_data *data; + void __iomem *base; + struct device *dev; + struct reset_controller_dev rcdev; + spinlock_t lock; +}; + +#define rcdev_to_priv(x) container_of(x, struct rzv2h_usb2phy_ctrl_priv, rcdev) + +static int rzv2h_usbphy_ctrl_assert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + struct rzv2h_usb2phy_ctrl_priv *priv = rcdev_to_priv(rcdev); + const struct rzv2h_usb2phy_data *data = priv->data; + struct device *dev = priv->dev; + int ret; + + ret = pm_runtime_resume_and_get(dev); + if (ret) { + dev_err(dev, "pm_runtime_resume_and_get failed\n"); + return ret; + } + scoped_guard(spinlock, &priv->lock) + writel(data->ctrl_assert_val, priv->base + data->ctrl_reg); + + /* The reset line needs to be asserted for more than 10 microseconds. */ + udelay(11); + pm_runtime_put(dev); + + return 0; +} + +static int rzv2h_usbphy_ctrl_deassert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + struct rzv2h_usb2phy_ctrl_priv *priv = rcdev_to_priv(rcdev); + const struct rzv2h_usb2phy_data *data = priv->data; + struct device *dev = priv->dev; + int ret; + + ret = pm_runtime_resume_and_get(dev); + if (ret) { + dev_err(dev, "pm_runtime_resume_and_get failed\n"); + return ret; + } + + scoped_guard(spinlock, &priv->lock) { + writel(data->ctrl_deassert_val, priv->base + data->ctrl_reg); + writel(data->ctrl2_release_val, priv->base + data->ctrl2_reg); + writel(data->ctrl_release_val, priv->base + data->ctrl_reg); + } + + pm_runtime_put(dev); + + return 0; +} + +static int rzv2h_usbphy_ctrl_status(struct reset_controller_dev *rcdev, + unsigned long id) +{ + struct rzv2h_usb2phy_ctrl_priv *priv = rcdev_to_priv(rcdev); + struct device *dev = priv->dev; + int ret; + u32 reg; + + ret = pm_runtime_resume_and_get(dev); + if (ret) { + dev_err(dev, "pm_runtime_resume_and_get failed\n"); + return ret; + } + + scoped_guard(spinlock, &priv->lock) + reg = readl(priv->base + priv->data->ctrl_reg); + + pm_runtime_put(dev); + + return (reg & priv->data->ctrl_status_bits) == priv->data->ctrl_status_bits; +} + +static const struct reset_control_ops rzv2h_usbphy_ctrl_reset_ops = { + .assert = rzv2h_usbphy_ctrl_assert, + .deassert = rzv2h_usbphy_ctrl_deassert, + .status = rzv2h_usbphy_ctrl_status, +}; + +static int rzv2h_reset_of_xlate(struct reset_controller_dev *rcdev, + const struct of_phandle_args *reset_spec) +{ + /* No special handling needed, we have only one reset line per device */ + return 0; +} + +static int rzv2h_usb2phy_ctrl_probe(struct platform_device *pdev) +{ + const struct rzv2h_usb2phy_data *data; + struct rzv2h_usb2phy_ctrl_priv *priv; + struct device *dev = &pdev->dev; + struct reset_control *rstc; + int error; + + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + data = of_device_get_match_data(dev); + if (!data) + return dev_err_probe(dev, -ENODEV, + "failed to match device\n"); + + priv->data = data; + priv->dev = dev; + priv->base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->base)) + return PTR_ERR(priv->base); + + rstc = devm_reset_control_get_shared_deasserted(dev, NULL); + if (IS_ERR(rstc)) + return dev_err_probe(dev, PTR_ERR(rstc), + "failed to get deasserted reset\n"); + + spin_lock_init(&priv->lock); + dev_set_drvdata(dev, priv); + + error = devm_pm_runtime_enable(dev); + if (error) + return dev_err_probe(dev, error, "Failed to enable pm_runtime\n"); + + error = pm_runtime_resume_and_get(dev); + if (error) + return dev_err_probe(dev, error, "pm_runtime_resume_and_get failed\n"); + + for (unsigned int i = 0; i < data->init_val_count; i++) + writel(data->init_vals[i].val, priv->base + data->init_vals[i].reg); + + pm_runtime_put(dev); + + priv->rcdev.ops = &rzv2h_usbphy_ctrl_reset_ops; + priv->rcdev.of_reset_n_cells = 0; + priv->rcdev.nr_resets = 1; + priv->rcdev.of_xlate = rzv2h_reset_of_xlate; + priv->rcdev.of_node = dev->of_node; + priv->rcdev.dev = dev; + + return devm_reset_controller_register(dev, &priv->rcdev); +} + +static const struct rzv2h_usb2phy_regval rzv2h_init_vals[] = { + { .reg = 0xb04, .val = 0x303 }, + { .reg = 0xc10, .val = 0x67c }, + { .reg = 0xc14, .val = 0x1f }, + { .reg = 0x600, .val = 0x909 }, +}; + +static const struct rzv2h_usb2phy_data rzv2h_of_data = { + .init_vals = rzv2h_init_vals, + .init_val_count = ARRAY_SIZE(rzv2h_init_vals), + .ctrl_reg = 0, + .ctrl_assert_val = 0x206, + .ctrl_status_bits = 0x204, + .ctrl_deassert_val = 0x200, + .ctrl_release_val = 0x0, + .ctrl2_reg = 0xb04, + .ctrl2_release_val = 0x3, +}; + +static const struct of_device_id rzv2h_usb2phy_ctrl_match_table[] = { + { .compatible = "renesas,r9a09g057-usb2phy-ctrl", .data = &rzv2h_of_data }, + { /* Sentinel */ } +}; +MODULE_DEVICE_TABLE(of, rzv2h_usb2phy_ctrl_match_table); + +static struct platform_driver rzv2h_usb2phy_ctrl_driver = { + .driver = { + .name = "rzv2h_usb2phy_ctrl", + .of_match_table = rzv2h_usb2phy_ctrl_match_table, + }, + .probe = rzv2h_usb2phy_ctrl_probe, +}; +module_platform_driver(rzv2h_usb2phy_ctrl_driver); + +MODULE_LICENSE("GPL"); +MODULE_AUTHOR("Lad Prabhakar "); +MODULE_DESCRIPTION("Renesas RZ/V2H(P) USB2PHY Control");