From patchwork Sun Mar 16 18:56:31 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 14018495 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BDD581AA1E8; Sun, 16 Mar 2025 18:56:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151408; cv=none; b=P0I+06yg3rYsQDV3FPaZQDenOoZRIOR5+8h/gtCKPyy64vbVZlb1R1GmYnELQ9AYSf0Act13BGQRRGCCqWOETs1l8lcWiHlBaFgyl/jZ7CVvhQi4R5g9tCitBsK3gZDk4+TSGooc9HHkwTsWuW1luee6Cplq0USE8TbqSzW7FgM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151408; c=relaxed/simple; bh=CijXf724R+0o4FNmJZame4FLfuvt1xRf6ldlnloIvyo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=a2Hvv4Ure3BMveULunBkD/iYvG5hJQz7+XBlXfSe0S8AWAKgI5RPCAxtNTqtvBh2TeJabKiQyuSvkPLzQGny+VIX3KYLairk6XJ2RzoPdra21r04aJn4Sz0kx9vxWkZQwyWwtgg0rup9yX43nmyLByMpOy8CiLTZD2/Cpj0DG6Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JVKmqyBy; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JVKmqyBy" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-43cfebc343dso9502385e9.2; Sun, 16 Mar 2025 11:56:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742151405; x=1742756205; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3xGl7tU6mi9zp8esRyMvnPDAB4/QhtvgdOgPhUcw5vs=; b=JVKmqyByPgViHYkX+WuKnO2sL9A+Ln86mkNlWOLKUQ5dWcaimD9tHxCiz3yhKGK+XT 7GPyc+JnkF0BXOtkBUurorOlVwzLe6H159NTS7fRgUoGpyEm8MjwoVqfWobnlN+ua9m9 w/Hr0Y0pE+W8dS9x+o4n9cjMrfDKkor29607L4CDO3ZjHN2+Mlf2iwAWsdElEUL6TZAA KPUgzPuqAzhwJJ6vCJdhWFVdzzlW/jOqBlZB8sMFPcXpDeUxbbPx9UE8oAnaMJBv30ke Ad+IbJpGIduLNQUyCWFk6aADoHzDJdIYtVyL1gLTd63Up4k1Kwe65QFmpD361dSD054d G6fQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742151405; x=1742756205; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3xGl7tU6mi9zp8esRyMvnPDAB4/QhtvgdOgPhUcw5vs=; b=ZsLvZdBPu1vca8yMBmmKhricvmiw7ZB/SgnadaNhpcOmN2LfNJA+UjutEF7fhligtZ OFUVEFu/K64S39PzZJd6xlnZLWF0TDw6eCOyONZc1Url2LEpdwLhlN+nKoqdNpSME+4F cCckFAft6KXk8+xrIZhMYQxqkB0pKTaDqfnlQ7f5d4nI7Ivs/fpjMzQLggDFx+unL62C f2uCxThMnlaOOlXosUgm1Vx6v9BlsZ7xpkJzJhZFCyHb7BgnVRsN5j8vugn939tYwlbt pZ2gm3kRwjpOg6outkHVCpYpbcZ/1vnLF/SbXI7J98Lf2w3tKQ+0LrlMrAyfYm+zqgPU 2XGQ== X-Forwarded-Encrypted: i=1; AJvYcCWgl2DXJj7ZTmPtkNRJVk7q9qECyLuOgBskob9d4GrJaahrUx2SKVU2TUb1wYhqhbF7f6o=@lists.linux.dev X-Gm-Message-State: AOJu0YxV9xRY8eokFKuuB71kRFQXvFhPoO8IT84dfgjutdTlDY+TTMJU 9qhzq60dBe3mTRGE5rnE/3QV5ItWEKyAsewjbS/9fgJ90i399+gw3/QJk21V X-Gm-Gg: ASbGncsmX2lo7g0lryMGgIQd/wqrOptrD7ge+ugOKXjzV20HmKHn+MsmL+wFWlrwlpk TdXe4Kr6Qb4RS10iIwg6LKXBy7S+3de+4MOW7LTtDrCSUTR9rbheIptssQmeS6AWSifjoaz232Y dPoFfzWw8rvoJ6RhnsNi1IJ5povmRLpB/cjV8jnVf2kk0wKBTtDA2GiN+LwY4bTowrrEeq/ih6u DA8scXU4OT6nqJdm34r7keDwHzrIvMxrFl+GlYDGUslV+fDowy7bzQCP24wCBhszFc3yNyGIPEM bgfCwtPH09kcwvRk08fB8BRte6+KXmNUhUrXrbYkCww7f8mnatgkUM8vJggQ51kpZhhR X-Google-Smtp-Source: AGHT+IFnB56wfH0PJxNYLcoaDP7MiixmnzTmwt0rC/3veroiBMpev8pkqS0kZXFwypu7R00NhnUKwA== X-Received: by 2002:a05:600c:3d0e:b0:43c:fe5e:f040 with SMTP id 5b1f17b1804b1-43d2bb4d786mr20486255e9.23.1742151404719; Sun, 16 Mar 2025 11:56:44 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d1ffb6292sm84692335e9.1.2025.03.16.11.56.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 16 Mar 2025 11:56:44 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, soc@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Catalin Marinas , Will Deacon , Arnd Bergmann , Jisheng Zhang , Haylen Chu , Chao Wei , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 1/7] riscv: dts: sophgo: cv18xx: Move RiscV-specific part into SoCs' .dtsi files Date: Sun, 16 Mar 2025 19:56:31 +0100 Message-ID: <20250316185640.3750873-2-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> References: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Make the peripheral device tree re-usable on ARM64 platform by moving CPU core and interrupt controllers' parts into new cv18xx-cpu.dtsi and cv18xx-intc.dtsi. Add SOC_PERIPHERAL_IRQ() macro which explicitly maps peripheral nubering into "plic" interrupt-controller numbering. Signed-off-by: Alexander Sverdlin --- Changelog: v5: v4: - cleanups dropped - cv18xx-cpu-intc.dtsi instead of cv18xx-cpu.dtsi+cv18xx-intc.dtsi v3: - &cpus node has been moved into cv18xx-cpu.dtsi, &plic and &clint nodes were moved into cv18xx-intc.dtsi to reduce code duplication; v2: - instead of carving out peripherals' part, carve out ARCH-specifics (CPU core, interrupt controllers) and spread them among 3 SoC .dtsi files which included cv18xx.dtsi; - define a label for the "soc" node and use it in the newly introduced DTs; arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 5 + arch/riscv/boot/dts/sophgo/cv1812h.dtsi | 5 + arch/riscv/boot/dts/sophgo/cv181x.dtsi | 2 +- .../boot/dts/sophgo/cv18xx-cpu-intc.dtsi | 54 +++++++++++ arch/riscv/boot/dts/sophgo/cv18xx.dtsi | 91 +++++-------------- arch/riscv/boot/dts/sophgo/sg2002.dtsi | 5 + 6 files changed, 93 insertions(+), 69 deletions(-) create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-cpu-intc.dtsi diff --git a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi index aa1f5df100f0..e5494f0f1f45 100644 --- a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi @@ -3,8 +3,11 @@ * Copyright (C) 2023 Jisheng Zhang */ +#define SOC_PERIPHERAL_IRQ(nr) ((nr) + 16) + #include #include "cv18xx.dtsi" +#include "cv18xx-cpu-intc.dtsi" / { compatible = "sophgo,cv1800b"; @@ -15,6 +18,8 @@ memory@80000000 { }; soc { + dma-noncoherent; + pinctrl: pinctrl@3001000 { compatible = "sophgo,cv1800b-pinctrl"; reg = <0x03001000 0x1000>, diff --git a/arch/riscv/boot/dts/sophgo/cv1812h.dtsi b/arch/riscv/boot/dts/sophgo/cv1812h.dtsi index 8a1b95c5116b..96e1a2f14d3e 100644 --- a/arch/riscv/boot/dts/sophgo/cv1812h.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv1812h.dtsi @@ -3,9 +3,12 @@ * Copyright (C) 2023 Inochi Amaoto */ +#define SOC_PERIPHERAL_IRQ(nr) ((nr) + 16) + #include #include #include "cv18xx.dtsi" +#include "cv18xx-cpu-intc.dtsi" #include "cv181x.dtsi" / { @@ -17,6 +20,8 @@ memory@80000000 { }; soc { + dma-noncoherent; + pinctrl: pinctrl@3001000 { compatible = "sophgo,cv1812h-pinctrl"; reg = <0x03001000 0x1000>, diff --git a/arch/riscv/boot/dts/sophgo/cv181x.dtsi b/arch/riscv/boot/dts/sophgo/cv181x.dtsi index 5fd14dd1b14f..bbdb30653e9a 100644 --- a/arch/riscv/boot/dts/sophgo/cv181x.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv181x.dtsi @@ -11,7 +11,7 @@ soc { emmc: mmc@4300000 { compatible = "sophgo,cv1800b-dwcmshc"; reg = <0x4300000 0x1000>; - interrupts = <34 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_AXI4_EMMC>, <&clk CLK_EMMC>; clock-names = "core", "bus"; diff --git a/arch/riscv/boot/dts/sophgo/cv18xx-cpu-intc.dtsi b/arch/riscv/boot/dts/sophgo/cv18xx-cpu-intc.dtsi new file mode 100644 index 000000000000..5e5d163e79d4 --- /dev/null +++ b/arch/riscv/boot/dts/sophgo/cv18xx-cpu-intc.dtsi @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2023 Jisheng Zhang + * Copyright (C) 2023 Inochi Amaoto + */ + +/ { + cpus: cpus { + #address-cells = <1>; + #size-cells = <0>; + timebase-frequency = <25000000>; + + cpu0: cpu@0 { + compatible = "thead,c906", "riscv"; + device_type = "cpu"; + reg = <0>; + d-cache-block-size = <64>; + d-cache-sets = <512>; + d-cache-size = <65536>; + i-cache-block-size = <64>; + i-cache-sets = <128>; + i-cache-size = <32768>; + mmu-type = "riscv,sv39"; + riscv,isa = "rv64imafdc"; + riscv,isa-base = "rv64i"; + riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", + "zifencei", "zihpm"; + + cpu0_intc: interrupt-controller { + compatible = "riscv,cpu-intc"; + interrupt-controller; + #interrupt-cells = <1>; + }; + }; + }; +}; + +&soc { + interrupt-parent = <&plic>; + + plic: interrupt-controller@70000000 { + reg = <0x70000000 0x4000000>; + interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>; + interrupt-controller; + #address-cells = <0>; + #interrupt-cells = <2>; + riscv,ndev = <101>; + }; + + clint: timer@74000000 { + reg = <0x74000000 0x10000>; + interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>; + }; +}; diff --git a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi index c18822ec849f..62c1464a0490 100644 --- a/arch/riscv/boot/dts/sophgo/cv18xx.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv18xx.dtsi @@ -12,47 +12,16 @@ / { #address-cells = <1>; #size-cells = <1>; - cpus: cpus { - #address-cells = <1>; - #size-cells = <0>; - timebase-frequency = <25000000>; - - cpu0: cpu@0 { - compatible = "thead,c906", "riscv"; - device_type = "cpu"; - reg = <0>; - d-cache-block-size = <64>; - d-cache-sets = <512>; - d-cache-size = <65536>; - i-cache-block-size = <64>; - i-cache-sets = <128>; - i-cache-size = <32768>; - mmu-type = "riscv,sv39"; - riscv,isa = "rv64imafdc"; - riscv,isa-base = "rv64i"; - riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", - "zifencei", "zihpm"; - - cpu0_intc: interrupt-controller { - compatible = "riscv,cpu-intc"; - interrupt-controller; - #interrupt-cells = <1>; - }; - }; - }; - osc: oscillator { compatible = "fixed-clock"; clock-output-names = "osc_25m"; #clock-cells = <0>; }; - soc { + soc: soc { compatible = "simple-bus"; - interrupt-parent = <&plic>; #address-cells = <1>; #size-cells = <1>; - dma-noncoherent; ranges; clk: clock-controller@3002000 { @@ -75,7 +44,7 @@ porta: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <60 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -93,7 +62,7 @@ portb: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <61 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -111,7 +80,7 @@ portc: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <62 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -129,7 +98,7 @@ portd: gpio-controller@0 { reg = <0>; interrupt-controller; #interrupt-cells = <2>; - interrupts = <63 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; }; }; @@ -137,7 +106,7 @@ saradc: adc@30f0000 { compatible = "sophgo,cv1800b-saradc"; reg = <0x030f0000 0x1000>; clocks = <&clk CLK_SARADC>; - interrupts = <100 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -162,7 +131,7 @@ i2c0: i2c@4000000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C0>; clock-names = "ref", "pclk"; - interrupts = <49 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -173,7 +142,7 @@ i2c1: i2c@4010000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C1>; clock-names = "ref", "pclk"; - interrupts = <50 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -184,7 +153,7 @@ i2c2: i2c@4020000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C2>; clock-names = "ref", "pclk"; - interrupts = <51 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -195,7 +164,7 @@ i2c3: i2c@4030000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C3>; clock-names = "ref", "pclk"; - interrupts = <52 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -206,14 +175,14 @@ i2c4: i2c@4040000 { #size-cells = <0>; clocks = <&clk CLK_I2C>, <&clk CLK_APB_I2C4>; clock-names = "ref", "pclk"; - interrupts = <53 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; uart0: serial@4140000 { compatible = "snps,dw-apb-uart"; reg = <0x04140000 0x100>; - interrupts = <44 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART0>, <&clk CLK_APB_UART0>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -224,7 +193,7 @@ uart0: serial@4140000 { uart1: serial@4150000 { compatible = "snps,dw-apb-uart"; reg = <0x04150000 0x100>; - interrupts = <45 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART1>, <&clk CLK_APB_UART1>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -235,7 +204,7 @@ uart1: serial@4150000 { uart2: serial@4160000 { compatible = "snps,dw-apb-uart"; reg = <0x04160000 0x100>; - interrupts = <46 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART2>, <&clk CLK_APB_UART2>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -246,7 +215,7 @@ uart2: serial@4160000 { uart3: serial@4170000 { compatible = "snps,dw-apb-uart"; reg = <0x04170000 0x100>; - interrupts = <47 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART3>, <&clk CLK_APB_UART3>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -261,7 +230,7 @@ spi0: spi@4180000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI0>; clock-names = "ssi_clk", "pclk"; - interrupts = <54 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -272,7 +241,7 @@ spi1: spi@4190000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI1>; clock-names = "ssi_clk", "pclk"; - interrupts = <55 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -283,7 +252,7 @@ spi2: spi@41a0000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI2>; clock-names = "ssi_clk", "pclk"; - interrupts = <56 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; @@ -294,14 +263,14 @@ spi3: spi@41b0000 { #size-cells = <0>; clocks = <&clk CLK_SPI>, <&clk CLK_APB_SPI3>; clock-names = "ssi_clk", "pclk"; - interrupts = <57 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; status = "disabled"; }; uart4: serial@41c0000 { compatible = "snps,dw-apb-uart"; reg = <0x041c0000 0x100>; - interrupts = <48 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_UART4>, <&clk CLK_APB_UART4>; clock-names = "baudclk", "apb_pclk"; reg-shift = <2>; @@ -312,7 +281,7 @@ uart4: serial@41c0000 { sdhci0: mmc@4310000 { compatible = "sophgo,cv1800b-dwcmshc"; reg = <0x4310000 0x1000>; - interrupts = <36 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_AXI4_SD0>, <&clk CLK_SD0>; clock-names = "core", "bus"; @@ -322,7 +291,7 @@ sdhci0: mmc@4310000 { sdhci1: mmc@4320000 { compatible = "sophgo,cv1800b-dwcmshc"; reg = <0x4320000 0x1000>; - interrupts = <38 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_AXI4_SD1>, <&clk CLK_SD1>; clock-names = "core", "bus"; @@ -332,7 +301,7 @@ sdhci1: mmc@4320000 { dmac: dma-controller@4330000 { compatible = "snps,axi-dma-1.01a"; reg = <0x04330000 0x1000>; - interrupts = <29 IRQ_TYPE_LEVEL_HIGH>; + interrupts = ; clocks = <&clk CLK_SDMA_AXI>, <&clk CLK_SDMA_AXI>; clock-names = "core-clk", "cfgr-clk"; #dma-cells = <1>; @@ -344,19 +313,5 @@ dmac: dma-controller@4330000 { snps,data-width = <4>; status = "disabled"; }; - - plic: interrupt-controller@70000000 { - reg = <0x70000000 0x4000000>; - interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>; - interrupt-controller; - #address-cells = <0>; - #interrupt-cells = <2>; - riscv,ndev = <101>; - }; - - clint: timer@74000000 { - reg = <0x74000000 0x10000>; - interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>; - }; }; }; diff --git a/arch/riscv/boot/dts/sophgo/sg2002.dtsi b/arch/riscv/boot/dts/sophgo/sg2002.dtsi index 7f79de33163c..a0cb8080dfa5 100644 --- a/arch/riscv/boot/dts/sophgo/sg2002.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2002.dtsi @@ -3,9 +3,12 @@ * Copyright (C) 2024 Thomas Bonnefille */ +#define SOC_PERIPHERAL_IRQ(nr) ((nr) + 16) + #include #include #include "cv18xx.dtsi" +#include "cv18xx-cpu-intc.dtsi" #include "cv181x.dtsi" / { @@ -17,6 +20,8 @@ memory@80000000 { }; soc { + dma-noncoherent; + pinctrl: pinctrl@3001000 { compatible = "sophgo,sg2002-pinctrl"; reg = <0x03001000 0x1000>, From patchwork Sun Mar 16 18:56:32 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 14018496 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 90C471DA31F; Sun, 16 Mar 2025 18:56:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151409; cv=none; b=SXg0r4C6NDtHgVVeqAbF3hC4tYnWQf5J/Y1FL08bjxbgzEab2Z2eANqjA66CyxBIEtG34WQ5vCWwebDp+Xtt4CbuOBatnCiZePkUob2rl8PzlJYuBPYVsfbE6IT9Jyg1RBMD0muBVDfjaszzHQH2nPphGX9m/evSMuYCUseLpDQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151409; c=relaxed/simple; bh=sKVSL3M4/KD93xYcJ6rjVSTuBGDP3/FX4AyXzkFXliI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KYQxGDz/o0xLmZNcYC4EiqSbnVlAPcrnETFZsyMPfpsTd5DdvesjSTD8Oq9eBiWDJXcZCqr0MMoFR9+S21JYwAWC0O7yIirjsJ4nco9c0wjquep6WGyZHuoMQX5jYb/hzNVbof3ke7g2g8ULAFog3l0twmgurD/mzkNFXttbLVc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QkBRKn7Z; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QkBRKn7Z" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-43d0359b1fcso8427075e9.0; Sun, 16 Mar 2025 11:56:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742151406; x=1742756206; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kzk2teZVxdXMwphTfuXZGFBjNByuLEoXPWf93JJtGZY=; b=QkBRKn7ZaiRHOUOyccRaVZJ2NOCvD7RAhaRC+aYhY9REDRPZHFDsm2KXQfxrTw81sU tsB4EtTr/9oJAfmhbuQgmpPcFjXaHo18Nq9ec3orZLDq1iFmUPhewFr5+7GmWM9EhYt4 lba62ReVaG/nnO2GunvrtYUsYQAhhmiCfgbkTgXWpuINQhbypyRXROoLFQWGP/Iufx2E 1mDBNEZKY8WtV3Pkhhu7CPE4S4uAjjaHHI5xpAl4wOc45aImTopTs4L4+Vil9b5cIOEu AYfO47u38wK5OAp2fRoO1/1kdT2ujoJ9kz9TtQA3HP1dalvS4C+ncFvSkwTcHnzYwj5y aTyQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742151406; x=1742756206; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kzk2teZVxdXMwphTfuXZGFBjNByuLEoXPWf93JJtGZY=; b=AqB5OMQ9szj7BeGDB0uv52eN54xI9qoPqZO9UHvxpZwshjVYMF50QNF82w3EzZsHeb YFmSAgTR0RVhoWbY1OFOsc3Jle+EGh1fDn7rb4tSXHV+AoIDa3dXWy1cJabMJBCJ198O XVyimFFx5iAnLtYrPfprq23oCZX5j/0nIsOgYzJgxMiMAFMSfkARsj15TEnYJyN+b3+9 dRQv43XTMj51h48DZm1EwZZpFw1fxbnLWVbzFT8qErBQSdG1ZrytpLIIK4t65yVWn2Hy KSNUHA+wh2xnw40xVHOiy9dovQb/8VShNOWe/9fhPmr9PkUGejTH5QusAzpxKyjThQkT 2C6g== X-Forwarded-Encrypted: i=1; AJvYcCWGrVn7pnfF3SSpUHW2TcCLvEQ7KLqruy3PrlIEBpbi1i306nrjzmM6TTUQ6dvkJXRwfY4=@lists.linux.dev X-Gm-Message-State: AOJu0YwuEIGEkPKSKcXVCgkLapVDOHALOF+yolQPjT7l4wMg8AjxgLlj R3J47l4XAPzvTGdqES6x1aG9i+HxagTfEH7631RfQSBHtK8J0h78Qz8GY1PL X-Gm-Gg: ASbGnct7dOk8WaPue41250+J+17J0nzhUGRKwNI4qRlf8L4k+Ag8IRFld0geFCOGb76 LmXxm/IDz6yadrTIWrixkLgKS4EraKfWFek2n2VtoIotb5JpvbP/W+2VY6BdR3POfXZ/3dcm6+Q dXaetTXj9mPM994vxryCLYSDW4HTRgGZJvVGKhOkRAVAwI62KQJ+LE2F0oFEwFKEOobyAZG55z/ UtFKW833sZIgKcvLsQwNPwbhEDisSamMrNIdT6YmypIW4QHC6ZDOK7Oi1czFZnc19EnnJTRPn2M XwNP14asVe5U0iZiFfRVyKCJnWalriFZI0tplSXRgExfrnG9M+J18IT9QQ== X-Google-Smtp-Source: AGHT+IECHd83CexxVzAZ8pNQZPc8xCrp0cWv1eBYkNmKsGFINq/gOCr5P12MPmJNN96+kopi143wkg== X-Received: by 2002:a05:600c:1f1b:b0:43b:c6a7:ac60 with SMTP id 5b1f17b1804b1-43d24e78c6bmr67452775e9.10.1742151405638; Sun, 16 Mar 2025 11:56:45 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d1ffb6292sm84692335e9.1.2025.03.16.11.56.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 16 Mar 2025 11:56:45 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, soc@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Catalin Marinas , Will Deacon , Arnd Bergmann , Jisheng Zhang , Haylen Chu , Chao Wei , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Conor Dooley Subject: [PATCH v5 2/7] dt-bindings: soc: sophgo: Move SoCs/boards from riscv into soc, add SG2000 Date: Sun, 16 Mar 2025 19:56:32 +0100 Message-ID: <20250316185640.3750873-3-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> References: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Move sophgo.yaml from riscv into soc/sophgo so that it can be shared for all SoCs containing ARM cores as well. This already applies to SG2002. Add SG2000 SoC, Milk-V Duo Module 01 and Milk-V Module 01 EVB. Reviewed-by: Chen Wang Acked-by: Conor Dooley Signed-off-by: Alexander Sverdlin --- Changelog: v5: v4: v3: v2: - patch introduced .../devicetree/bindings/{riscv => soc/sophgo}/sophgo.yaml | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) rename Documentation/devicetree/bindings/{riscv => soc/sophgo}/sophgo.yaml (80%) diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/soc/sophgo/sophgo.yaml similarity index 80% rename from Documentation/devicetree/bindings/riscv/sophgo.yaml rename to Documentation/devicetree/bindings/soc/sophgo/sophgo.yaml index a14cb10ff3f0..5d73d0ccc547 100644 --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml +++ b/Documentation/devicetree/bindings/soc/sophgo/sophgo.yaml @@ -1,7 +1,7 @@ # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- -$id: http://devicetree.org/schemas/riscv/sophgo.yaml# +$id: http://devicetree.org/schemas/soc/sophgo/sophgo.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Sophgo SoC-based boards @@ -26,6 +26,11 @@ properties: - enum: - sophgo,huashan-pi - const: sophgo,cv1812h + - items: + - enum: + - milkv,duo-module-01-evb + - const: milkv,duo-module-01 + - const: sophgo,sg2000 - items: - enum: - sipeed,licheerv-nano-b From patchwork Sun Mar 16 18:56:33 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 14018497 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7D2A81E1E16; Sun, 16 Mar 2025 18:56:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151410; cv=none; b=dYmC8gaDwU2PuKzT0nXawSU9NL6+FhTliWrG242oRcKtnhZcPMtX96vmFXPnLMRgg7L56TcPob4WcfaERU6JBH4HtwNQKOzBAcNlFPdBur3E49pFOhHSG5NDtcnp2XdLhrMByb1aliHqJAYFHLQ0WAQW1V40SKr7Cy3AuHmL0KY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151410; c=relaxed/simple; bh=tglxEmuWGw4akNornBWLCQKajr6P9iy15vqg5vSmx9E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=D5YEdLRHk4l5t+58WGpTPtlkFX6v3D9LXyOkFQ0w01/olwN1SHeQ/juc98C0+bYp6/sIw4DfhIKEyJRDKsj8uzfMleIQuviGsSgO5GLPv9S1Z6QlWnGikJOpeuEDy9CiQusif3ZZEAGNyJRSSy2rY+BiuKgKen+uxnGYZSC48zE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=k4xKup6D; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="k4xKup6D" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-4394345e4d5so9646725e9.0; Sun, 16 Mar 2025 11:56:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742151407; x=1742756207; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CoyZXAvqNe6CuejKxIry7Yi6oQs7DU4ZtubzPJeO22A=; b=k4xKup6D2AUDXJrAjZtkjE7brwjXFl0tAkXNPae+0YEkeBTXim8Se5rDK+4Ef7np22 Qrmz1TFnmG12ASwsQFvqwuimlqWsNFPNV+e1P1V8+3DW/q2jxfSDQKpK2th+OuocoRCi dGoW650cvNOMJqIqqslNH1o7VBkhcFNmzDPcAUzUO2reaKINXdaX5YgBmZa/Ssf9P/SM ecRZj2wewUTrmydR7b5tVN4LzhmCXFOH/O484mlUDqdAyEvizyNJvNKTbxGMTLdFzOzW MJfByp7DYZZESThRML+xupR+nuiTfZmKBDKruDKc0JgDLXMggLM/VpIW53nQ0aGOJKlD 2IBg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742151407; x=1742756207; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CoyZXAvqNe6CuejKxIry7Yi6oQs7DU4ZtubzPJeO22A=; b=c0z3fnicIMRyQNdakN82ctJkcxgSIAUqG44vA9VapLespaLaLyZLnMlDV3xzLr3yTv nITgdMT/aZufeSRzdZrvOLQfvWeX8YWTAuHvZ2JZLDUHWhvtk4GlO6lHLs60Fx8Y2pAG NcLG6uX1pEnXIEGsw0hx+YMGXrKiAEvAf5NGybNFfnRj486SmCSsErPfnWO7RSTRl2nq q7bMG5511xeXhnL4BuuiZT/qGW+XkvCiFKv+XtAJdI44HZB3oKu5NkwHZjpbEh4FOet2 /jP1tt+6eD6RtPTTLXSjrZO8lUZafZHg14bm47gRY2kgjRTv7ublOwx4N5hFCJCTBqxZ RlRg== X-Forwarded-Encrypted: i=1; AJvYcCUOnMDFcBzcakzJoXx1yFUsAWELLviTyj/853kV0D/fh7feGv6MAYHw1Fk0ZXP18OcdNGI=@lists.linux.dev X-Gm-Message-State: AOJu0YzgjpBNQg+fPx64yEYGt8oIZlL/3QFY1yfR6V3FrLYQndQRVFLI HMXUdaTIr/b8Qga49jxzacD9GfMbDYxLFtehhkuLW0snlbTOuYa3N1NNwT2x X-Gm-Gg: ASbGncukD85cfFL9jswrnEIJWt38hxlt8Er4a4/CCSksthdbeBYLzfQBGaBxRBUuCc3 rQJzl8EV9e4en6wDGu+8GFpf/yL9FjBkldnvr/6H3VGTB639Nj5Z/daS6sDEb+kEY/FNqWqEiRX WJb/oUdwkK3ag55Q1o8DNBD4P5Rai5GCIqXjDjCrRYaW27XANzqRgCHP7NvGP9D5b7KYEhsO9bC ZHyD3RAmiCBdtJCvlmZ8ahg94tgXfxevag0euaTA301Y91T9tEn7aTEcJ2Iz9kUr6oL5OCVs4x7 m4ROHIQyAHYBS3lrdKrqSQbXvzud6MxS/6u4LrOR1XoORPsBBLxixYs1aBggX0zp/VHw X-Google-Smtp-Source: AGHT+IFMni+9tePO5dcXTTurbNOrImHaypczvIJOW+fllny49duz6UAc34isNuZiUTsLUl0JT/kiSg== X-Received: by 2002:a05:600c:1553:b0:43d:172:50b1 with SMTP id 5b1f17b1804b1-43d264bfeb9mr56204255e9.29.1742151406643; Sun, 16 Mar 2025 11:56:46 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d1ffb6292sm84692335e9.1.2025.03.16.11.56.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 16 Mar 2025 11:56:46 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, soc@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Catalin Marinas , Will Deacon , Arnd Bergmann , Jisheng Zhang , Haylen Chu , Chao Wei , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 3/7] arm64: dts: sophgo: Add initial SG2000 SoC device tree Date: Sun, 16 Mar 2025 19:56:33 +0100 Message-ID: <20250316185640.3750873-4-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> References: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Add initial device tree for the SG2000 SoC by SOPHGO (from ARM64 PoV). Signed-off-by: Alexander Sverdlin --- Changelog: v5: - PSCI node and enable-method v4: v3: v2: - relocated "memory" node according to DT coding style; - moved GIC node into "soc"; - referring "soc" by label; arch/arm64/boot/dts/sophgo/sg2000.dtsi | 81 ++++++++++++++++++++++++++ 1 file changed, 81 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/sg2000.dtsi diff --git a/arch/arm64/boot/dts/sophgo/sg2000.dtsi b/arch/arm64/boot/dts/sophgo/sg2000.dtsi new file mode 100644 index 000000000000..7051007ec7ea --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000.dtsi @@ -0,0 +1,81 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +#define SOC_PERIPHERAL_IRQ(nr) GIC_SPI (nr) + +#include +#include +#include + +/ { + compatible = "sophgo,sg2000"; + interrupt-parent = <&gic>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu@0 { + compatible = "arm,cortex-a53"; + device_type = "cpu"; + reg = <0>; + enable-method = "psci"; + i-cache-size = <32768>; + d-cache-size = <32768>; + next-level-cache = <&l2>; + }; + + l2: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + cache-size = <0x20000>; + }; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x80000000 0x20000000>; /* 512MiB */ + }; + + pmu { + compatible = "arm,cortex-a53-pmu"; + interrupts = , + ; + }; + + psci { + compatible = "arm,psci-0.2", "arm,psci"; + method = "smc"; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + always-on; + clock-frequency = <25000000>; + }; +}; + +&soc { + gic: interrupt-controller@1f01000 { + compatible = "arm,cortex-a15-gic"; + interrupt-controller; + #interrupt-cells = <3>; + reg = <0x01f01000 0x1000>, + <0x01f02000 0x2000>; + }; + + pinctrl: pinctrl@3001000 { + compatible = "sophgo,sg2000-pinctrl"; + reg = <0x03001000 0x1000>, + <0x05027000 0x1000>; + reg-names = "sys", "rtc"; + }; +}; + +&clk { + compatible = "sophgo,sg2000-clk"; +}; From patchwork Sun Mar 16 18:56:34 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 14018498 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 858551DA31F; Sun, 16 Mar 2025 18:56:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151411; cv=none; b=mLihJhLVVxWV4Zj75fdGEdf1fuTax0B/Vj0ZAOC8H0U9Xvn3GQja90RRo/K/upafzFkJ74/XgvE6X2MnKU+kpOMHu5O1Nnj6CC3xxs83Yhz93+xJo6AR+TO3RiTliui88CHv0N3tYmtB6rLKTX4dN9R14qxr/2X7mHG6HGoHQxE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151411; c=relaxed/simple; bh=vooiAA7iCXb4etNJQXR1mlqUeD1VnrvY7Zyyfhq2AfU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=UMzVl8oUKxHxgp2bKrxtJ1jW2bhmZrOSNpLhDY2QZEyeMBYR459iD5YquivPczYu/LNC4nDlxgGaSABgiyc5Py0yqOFwAUV10Wu19nJiCVBgR93GVtoz/A9y+F5HYCrVYHOWy0DdoM2YJSYTzowQEsjRWc/AWh2RSIOj2NJK1b0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hrHJGpol; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hrHJGpol" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-43948021a45so14782475e9.1; Sun, 16 Mar 2025 11:56:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742151408; x=1742756208; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=pb1dxZGebo6nHqsuNHV+lx93/PLHdbwZTSKy7EcNex0=; b=hrHJGpol+TDJnKx9m7tnP6BL7pVmc5dtm136vltKGseCwRdP8Bp8MKZb3Wilbxfoek gU3Wve4SZJEAILxwHkYXjX2GDMDvkgh/N2A45RbYPs0tZtPZEe5KTBS8Au/QYycN7ygM MK9BXHAHLmr9gLU0+sQzeyCJpKUGLtS8qwh+111hZT8KmNZn+kmJjwo2kfrxFyN9TMG5 eYiJ3A/3yP/QmnPAMuBQ5xzpYfoeYkn4OGvHcV48fxkexe4kMslLyXH8x5oeO4L/6n/n 8muMYRgs98/GdrPH+Y3IFmNtxEJz19BKdWdWg19fiBp/7LVoJ1h4i+VhzJ0XrFMzzqAf Ct8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742151408; x=1742756208; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=pb1dxZGebo6nHqsuNHV+lx93/PLHdbwZTSKy7EcNex0=; b=JHzZxBbTZcgkZrOid6xHEXHyzqoGso5AIbykghzAuQh2HZkLiqLRBIsVGlDHkGRHqc gMmILsYkXYabt4RlnhXP9E6PyouWgv0kQ09uNaUt3XkcJ1jl0l9u4GzNniNMa1mNchID 6j6+ukgUqVTE8wjg1+TE46Ez2xiaaLV3QH5Q0zk6kMZEkTVD3lOuSkWqME1ItAdtzKR+ i//SUyx4ZLcL45dqX4gZm2xSvHDMfoJQEG1rhOoB32+cL8tsB4Rvn93MdbuaihbTOrP5 H8S0LYhJ8WW8CKp2V+42qBJtxhhL5EzurHu58fnMDpJ5OVx521yQAsO+3nzEM2LvsB+W xuoA== X-Forwarded-Encrypted: i=1; AJvYcCXr7e7IT2IOmDBhn8GzTOi9BiU7OEj81WcIhl7ZuDV7JliGxmdMQ1TW282zrpySHz2saJE=@lists.linux.dev X-Gm-Message-State: AOJu0YzkstnchOEIASJEOiW5H7BGPPQbdpCM8JVylita48W45S8hkb8f fgwBl5IZIbBDXhCRDscnJD4+SumML3RCe8asDFMJnUBmUvLSQVyJ0Ppr9h7R X-Gm-Gg: ASbGncvCGxzFQ2OjTVIJ5T3G/TShNTMJUiY6KGUkynF0f6X/DJ6VdPjK9n8C/mzcJCh 5tWZdHe7F1k9q/4fp67CXAxPfk3E+Z4L0V7pEPxY+HLKl0zG3nJtom72+Ip7ZjFcr4ZdnD8k1Ni I/r441tbMeNe1eKJy/GOA+jdAq24uE8t/NZucRL8/pD+vaHVdsunSn3f9QdgyearqAM/OQxlwdZ NznWHH3x8u40RB5pZk5ZwvF42pk5ozJsLYY8wM+FyyBE9U1XPDDzhcgboSk09Qv+Zu5VJ3a53wo hsAYtpjwkkwFkA3I6OJOZMJBrWHdgWNnKvlxG+1Hv7uYv/owd/daLEffGw== X-Google-Smtp-Source: AGHT+IHFZy+0lw/Dp6DjLzQfA/ftWygxBDcebBKg38wTFmBJaPs8U389GwX3qDbhTwDISEehh/tR+A== X-Received: by 2002:a5d:5f94:0:b0:391:4914:3c6a with SMTP id ffacd0b85a97d-3971e1b49ccmr12926932f8f.29.1742151407582; Sun, 16 Mar 2025 11:56:47 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d1ffb6292sm84692335e9.1.2025.03.16.11.56.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 16 Mar 2025 11:56:47 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, soc@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Catalin Marinas , Will Deacon , Arnd Bergmann , Jisheng Zhang , Haylen Chu , Chao Wei , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 4/7] arm64: dts: sophgo: Add Duo Module 01 Date: Sun, 16 Mar 2025 19:56:34 +0100 Message-ID: <20250316185640.3750873-5-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> References: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 The Duo Module 01 is a compact module with integrated SG2000, WI-FI6/BTDM5.4, and eMMC. Add only support for UART and SDHCI. Signed-off-by: Alexander Sverdlin --- Changelog: v5: v4: v3: v2: - sorted all nodes according to DT coding style; - added "compatible" property; - renamed the new .dtsi not to use underscores; - added status = "okay" instead of deleting it; .../sophgo/sg2000-milkv-duo-module-01.dtsi | 85 +++++++++++++++++++ 1 file changed, 85 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi diff --git a/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi new file mode 100644 index 000000000000..bb52cdad990a --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi @@ -0,0 +1,85 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +#include +#include "sg2000.dtsi" + +/ { + model = "Milk-V Duo Module 01"; + compatible = "milkv,duo-module-01", "sophgo,sg2000"; + + aliases { + serial0 = &uart0; + serial1 = &uart1; + serial2 = &uart2; + serial3 = &uart3; + serial4 = &uart4; + }; +}; + +&osc { + clock-frequency = <25000000>; +}; + +&pinctrl { + sdhci0_cfg: sdhci0-cfg { + sdhci0-cd-pins { + pinmux = ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + + sdhci0-clk-pins { + pinmux = ; + bias-pull-up; + drive-strength-microamp = <16100>; + power-source = <3300>; + }; + + sdhci0-cmd-pins { + pinmux = ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + + sdhci0-data-pins { + pinmux = , + , + , + ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + }; + + uart0_cfg: uart0-cfg { + uart0-pins { + pinmux = , + ; + bias-pull-up; + drive-strength-microamp = <10800>; + power-source = <3300>; + }; + }; +}; + +&emmc { + bus-width = <4>; + no-1-8-v; + cap-mmc-hw-reset; + no-sd; + no-sdio; + non-removable; + status = "okay"; +}; + +/* Wi-Fi */ +&sdhci1 { + bus-width = <4>; + cap-sdio-irq; + no-mmc; + no-sd; + non-removable; +}; From patchwork Sun Mar 16 18:56:35 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 14018499 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 490D31F4168; Sun, 16 Mar 2025 18:56:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151412; cv=none; b=FQGMJ4qxAD2cv1SGm2G5JZDBJSk30Rip+iD2hUhVpEnVr/o+okZc9KNlYasdargAg2sEHzpl1W68jNnJfURdS6btYD8HN2Vnm2HfDB/qis9Q8SYbtTGiwYrlgKU6lHRhIVIqJGl+GGCN+NqqCnqPtAGdRCTAtTB6cEQwNqw59BM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151412; c=relaxed/simple; bh=gJCXdAP5WKpnMY36ih9CkYJ7JDM2XKjyt33TAw9Xm3k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Li7lWC8Y8PsSUck1A3bZ6+vN52FXXH7FY3TNUOrVJOKISjBm9dAaDtcgj1QId5qy35LSLsb/llIZZMr2ay3+n2nFoCZw/iFhQP8dgGmmO4pm0Wy4TCkTwvFPG/oybln54ljQRuHQ5WXuMjfGGHYAcBCGMbHVv36uvICeVix1omk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=N+RnTBNM; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="N+RnTBNM" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-43d0618746bso9907815e9.2; Sun, 16 Mar 2025 11:56:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742151409; x=1742756209; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=byzeZ9g+q+OgKNQAbtO6VbDB8pMI2PIP6vw/GOpDXCs=; b=N+RnTBNMhsNEro/CSEdWm2ky+eWjJOerCGSYfxUuVYjJsyGVTa/7pr+wLde6SqgFAD yVhH2UX0VaxVA/QZPK6V7r4PXzV3xKTobpOsZYB5TXfCbb/nhVaUuJOzwV5WEESFl4Ns A7pl9xFmPh692TKTbjibPAc3tA957WTb8kSRpEA7/wr2dWVZ/jMoaMqISyFNOBdWu1+W Uh1NY7n6FyAS6t8LUaAMnO7soOaRQxKJk0avMjETSAOIhNHpnAm8K3qrQW897Q/gF9R+ GQqWkbmBlJjiX02bbetz6SQqTv0vxSJcuwmOtHc+68YGcMF7lf/7IdVrVAHL3lrF6kNV cUnA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742151409; x=1742756209; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=byzeZ9g+q+OgKNQAbtO6VbDB8pMI2PIP6vw/GOpDXCs=; b=qeXZO3EO2Aa7kHuofNyxE9JuYp8WyeqvTvL3o/MYkKaI3vadefRiMcGwB5Q8WIWFy1 SlnfsxOPBE8YqRyshOmYazXPLoBQgqotbCTuu3EFAHebOSra3JwojMQRyv9stbNed7UQ WqlN7uW+ObvnXU0EZ9Lkm7RTq0lMXgi71eUF6M8IPOt8hqE0SMg0GE4vef3TKpB4/8Lx SOBB6D5aSD1NH3IHKNS7Ef4Rn3eO7u5mvmvOjjNqdg5rP3fWTyujdpY470HL7tuvS1Pw E4DQjNVRpqo2m8X9uCtmOPMkrnoU7p4vvPiy+MY1+T4VFA0PgChrfBAoHBME7VHSxYzb OIkg== X-Forwarded-Encrypted: i=1; AJvYcCUyjyw6JZulBHMBOsOM5t/NYNHn1V5A66ynF+y2IUhUkABY9smdnx91qDJW+BKIldNSutU=@lists.linux.dev X-Gm-Message-State: AOJu0YxA0IORrWDugJoRsBuyYJmCXaJ91qiMvwJBqKbmYKx1qf6fj+xd SPHY4ZIJXaB9EqpE18b1C+o1jofu2GfusxTOwCWpd9kS37rTmVXDyg0ft+YQ X-Gm-Gg: ASbGncuibigt28zmjEvwMGk6gr5xmQQyVI+l9PzdTxnv03Wb7nd8sS4U4mWHqsa4uFx PfkKNuUIFjKhvr01b6BakNiof2EMSVSje8uBDPM/dlZwvLP2LpEN2jXJ82u+z9C5D1GNmGV3j1b Ek6zGQrR9af6kYLyol3DqfX2HLcIwBHw9MUoKDaIINKAXSk0F+gvaX+kocob4LWNkYDomvDnTni JZCfoXSk9ebqHUXN+nyS8mV9CQOUfIDbp21+/gcIxxOXaursDSfzfcgDS0+PKu2AqHHufUqDP02 OaSY+mQnSxw1PiuWBlYoLHzW44+RSCxR/OTj1yQDW0YvtNTG3BfVbPgKWQ== X-Google-Smtp-Source: AGHT+IHyIAsL2flJepwd1QARIIgbCY/AczwoRosR63EIuqAqBvEyZG+kPa3KUxlGVA7o4JyQtrlAcA== X-Received: by 2002:a05:600c:3c8b:b0:43d:94:cfe6 with SMTP id 5b1f17b1804b1-43d1ecc7b28mr110788435e9.16.1742151408488; Sun, 16 Mar 2025 11:56:48 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d1ffb6292sm84692335e9.1.2025.03.16.11.56.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 16 Mar 2025 11:56:48 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, soc@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Catalin Marinas , Will Deacon , Arnd Bergmann , Jisheng Zhang , Haylen Chu , Chao Wei , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 5/7] arm64: dts: sophgo: Add Duo Module 01 Evaluation Board Date: Sun, 16 Mar 2025 19:56:35 +0100 Message-ID: <20250316185640.3750873-6-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> References: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Duo Module 01 Evaluation Board contains Sophgo Duo Module 01 SMD SoM, Ethernet+USB switch, microSD slot, etc... Add only support for UART0 (console) and microSD slot. Signed-off-by: Alexander Sverdlin --- Changelog: v5: v4: v3: v2: - sorted all nodes according to DT coding style; - added "compatible" property; - renamed the new .dts not to use underscores; - added status = "okay" instead of deleting it; arch/arm64/boot/dts/Makefile | 1 + arch/arm64/boot/dts/sophgo/Makefile | 2 ++ .../sophgo/sg2000-milkv-duo-module-01-evb.dts | 31 +++++++++++++++++++ 3 files changed, 34 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/Makefile create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile index 79b73a21ddc2..3a32b157ac8c 100644 --- a/arch/arm64/boot/dts/Makefile +++ b/arch/arm64/boot/dts/Makefile @@ -28,6 +28,7 @@ subdir-y += realtek subdir-y += renesas subdir-y += rockchip subdir-y += socionext +subdir-y += sophgo subdir-y += sprd subdir-y += st subdir-y += synaptics diff --git a/arch/arm64/boot/dts/sophgo/Makefile b/arch/arm64/boot/dts/sophgo/Makefile new file mode 100644 index 000000000000..94f52cd7d994 --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_SOPHGO) += sg2000-milkv-duo-module-01-evb.dtb diff --git a/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts new file mode 100644 index 000000000000..b1f8a5787861 --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts @@ -0,0 +1,31 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +/dts-v1/; + +#include "sg2000-milkv-duo-module-01.dtsi" + +/ { + model = "Milk-V Duo Module 01 Evaluation Board"; + compatible = "milkv,duo-module-01-evb", "milkv,duo-module-01", "sophgo,sg2000"; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&uart0 { + pinctrl-0 = <&uart0_cfg>; + pinctrl-names = "default"; + status = "okay"; +}; + +&sdhci0 { + bus-width = <4>; + no-1-8-v; + no-mmc; + no-sdio; + disable-wp; + pinctrl-0 = <&sdhci0_cfg>; + pinctrl-names = "default"; + status = "okay"; +}; From patchwork Sun Mar 16 18:56:36 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 14018500 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 831471DA31F; Sun, 16 Mar 2025 18:56:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151413; cv=none; b=NBMPSP9e6EV7/UGvntEoCSAURwOZ6Qbh8yKjOoFcE3mgZM329OS38TM5aq3ymGApEfNyMrNecWgpkUWbCLAFt39NC6DhSjgN5NEWbVb8Js9RLF/OYkD0dBXbjItZsNwoz9J2icqiFUmlUr6GM6UJiklXuKEN66nsV/t+jZuY5Ng= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151413; c=relaxed/simple; bh=X0fjjZ/L5GK/kteVD4gJY36Hx8xP0KlfE2Bq6S2LLzU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HoRlQiWMJUukwSUVWUUvADBVV05hOe8kBNVOhQKXOSVamMfV7/229BgRjYrNQiV1cobkqHZjDNimlw144/EvUow6twXLb6SPmG8H3icCJNFniuLK7plIqbsjFKz8TVMwlSmPtaDtz3CfSd23skVeFdGIhNG6a8U/utvuiFcNlvg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=br7LD4nx; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="br7LD4nx" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-38f403edb4eso2009068f8f.3; Sun, 16 Mar 2025 11:56:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742151410; x=1742756210; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ileqFVBRvtJdVr8tErJr7A3nzPzqi0Kezboo4Q441CI=; b=br7LD4nxsBVfj7yovkFEpF7IY9hIFtGTpsU7JZjUzr8L3CUfC2umjaiNYu7TtBndcP 6QZ8UGNVcFSy7je7OzZHcB+DnMBhZ+AWmD3SU24lrHWJiArB8RrUFq4b876sGAOcQx5u ds1EQakwR3MKXfUgsMmWWp4K4ishFyOjK8V2ny0fuLeRMuBQ3ulzxbp6Qb8qEpLysitd 4+FVvaM9krunjOxKQ8493CUCDjlC+FZX5tKQ6Ntm2cYpSGslm01IB8JEm8i6xnxF9gs4 jMt0uDMMZ95sMAUNwYvH2mZ0DdxD2NC++iaHo4gnxVmscczxaGzhCYFf0BiOUS+34R90 j40w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742151410; x=1742756210; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ileqFVBRvtJdVr8tErJr7A3nzPzqi0Kezboo4Q441CI=; b=eA0OjZJQgkgtmaZ75gbJBfJPEj1OgXoWEL6rmKlY8sfTNpNnbByP0G9lRDnPjU1Q0r Skdd78qR13hZg2lFF3u2ZYOTn49RRv4cchwG0AKVOZctOlJTZkteN/lg8MRfLtpg0jXK D8Ya3aObKFaaFTt/8fem8bs9/4gT7NaZVRFEmpg5y57H2/08coqBJ3bIj+sWy/G8kFyR aV9s1uOvabQVDgzK2Uzn/kjAjjC4DOnOyd+8fAveR7WH1w2hdHbxJM70Yj8CUOHVi8gV vdSqJrUAtg8AZNCRWqtnMU8lO11Ixsu3+E4qsHAhepUZVsFzq94+ttLdKXVROINyN5f8 vDCg== X-Forwarded-Encrypted: i=1; AJvYcCW8Y0WNHSKnrqDmDSAko1k/03yD9VtTnkZgzaFQuG8irYl5y/CS92kxp8hqnhu2KNLHwKM=@lists.linux.dev X-Gm-Message-State: AOJu0Yy1uiUoBLv7D1yrpsIbgggE2bmjndjIDuOiCmJp56r/GOaiZ0d0 kT84s5g1LxlSyyamOaS3n2HGqMIsAvuRbc7RswLgRkslvU6BS0di3S9KyDOe X-Gm-Gg: ASbGncsxNNlawot1oFH95/dOKYPr4xOv+tMLykC6aiETIK8wniaD36irQ3kbaF1dGjf XhcBzoDAcxhfBpHiKO40mceSmoqY6PsBxkA1Je2AWTc1PSmlE6kMY8cre6lJi9KrtyIii7NS4Az pGABFH+K3mAAXa+fQqbMeWqm67Z5cJCzx+KLAkOosIaUWj5m+uIxKzYoKz+J2YLviIXqXpYZYHB +DIX5A18IL9KOkmmbpzucGoJyImUhRMcySg+cbQRADtrhC1eoNW2nmq3/44mNrULElB+GXtAjcb 6nblbAKMBcZf1xZFVADqsEfuKahLbYhWTVd/HaZyTD+TNxW9iNPqihLx9A== X-Google-Smtp-Source: AGHT+IHJ26+oZrdKRblSpHUYREjiIopohAi7e4Zi8nHStB+4J8T3y+CCblGsR2BG4HwURzM96IZoaw== X-Received: by 2002:a05:6000:18ac:b0:390:f9d0:5e4 with SMTP id ffacd0b85a97d-3971d9f0e26mr10803759f8f.21.1742151409707; Sun, 16 Mar 2025 11:56:49 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d1ffb6292sm84692335e9.1.2025.03.16.11.56.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 16 Mar 2025 11:56:49 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, soc@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Catalin Marinas , Will Deacon , Arnd Bergmann , Jisheng Zhang , Haylen Chu , Chao Wei , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 6/7] arm64: Add SOPHGO SOC family Kconfig support Date: Sun, 16 Mar 2025 19:56:36 +0100 Message-ID: <20250316185640.3750873-7-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> References: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 First user will be Aarch64 core within SG2000 SoC. Reviewed-by: Chen Wang Signed-off-by: Alexander Sverdlin --- Changelog: v5: v4: v3: v2: - shortened the help message (mirrored from RiscV ARCH now); - select ARCH_HAS_RESET_CONTROLLER instead of RESET_CONTROLLER; - moved CLK_SOPHGO_CV1800 selection into defconfig; arch/arm64/Kconfig.platforms | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms index 8b76821f190f..af74bcc3c861 100644 --- a/arch/arm64/Kconfig.platforms +++ b/arch/arm64/Kconfig.platforms @@ -307,6 +307,12 @@ config ARCH_INTEL_SOCFPGA Stratix 10 (ex. Altera), Stratix10 Software Virtual Platform, Agilex and eASIC N5X. +config ARCH_SOPHGO + bool "Sophgo SoCs" + select ARCH_HAS_RESET_CONTROLLER + help + This enables support for Sophgo SoC platform hardware. + config ARCH_STM32 bool "STMicroelectronics STM32 SoC Family" select GPIOLIB From patchwork Sun Mar 16 18:56:37 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 14018501 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 92A951F9A91; Sun, 16 Mar 2025 18:56:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151414; cv=none; b=Aegs7kb4Ts7EyvZ1g9CDawLgsD53v64N9IQF/7g3TWKNOzAelOI273vQs1YKUILrbxHVfA+r2PrOmZ8nvoS1QCKfFiiZ4qHxJawqs7BOsGGftC5WbJTT9tnSsnpdmk6EIfeMZxyQr1PRY5tRm7ZEiZOQCMDkDXFwkJoJIq/q0ws= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742151414; c=relaxed/simple; bh=aghljR1wM2BDQQZuPDhqoTtY/vyWZD8fyPWNjyzLVSk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tQTCSDw8w/+YviaHNXLHR8iDfswHKJa9OhU8ZBCtpnaBf3GzW2WLdmh4lqPSXx88K1tfSPTspK6NK9V/VQ1StCiFw2uSwEahg6BHiSaZcb5rlCNt0Iici34onI/0nMtZ+ytkfKR8hf7KLAFPmFvtA/rh5+eaD9EUM8o8DC7jxGg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=FrcaIJzY; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="FrcaIJzY" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-43cfecdd8b2so10104895e9.2; Sun, 16 Mar 2025 11:56:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742151411; x=1742756211; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YKV+hWN9JpR1oWviShl5FW1hZNTpiT4lwbZMt2wB8jc=; b=FrcaIJzYfzY2QoHT89CbKzcwJY0MYTaSj1sIWuKvrXqRE7wt5ycCdRLBj8IYk26UuS AuP5eIy+6FPslvoyAFQGrkxopU3RBEa8u4kijlyfE/jQFpgT3UP8MAK+FBI5AeaT4FVF wy409r056nT6OPKpFx5NhQK++QX/FZYhU4fvCOFAWMF14EOLAZMe2reSyzqcj5C8chF3 Zx2mWNSxDrEp5CUpkG0GIq1swpt7CwE2fMsPEzjSuneEvvtw4qz6yHbasoHJ9dZoD+cU /4iSI4xgUsK2BxPzbFVhjC85k1Z6ZAb9MEOIVGTyyyk55AzCqHfTL0WqhKt9D79Q0zsE KJkA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742151411; x=1742756211; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YKV+hWN9JpR1oWviShl5FW1hZNTpiT4lwbZMt2wB8jc=; b=q3wbeJZB5OqTVzPwCL6ymE6A+WCmQ52LixQlI008OKH+YPjMRoev2YuG173Sjo0WlN 3eKgpBAZyYsFjWPw7D/xKuYKR1pyJsz1Tdc01RAFwUYiq9jNzFyfb7sxIPxQ/X9g91GM +Trx/Z6OsCs45Co8Q71jm0DhDQ1/sUZorpTojIMbwEYRw+PWSyMXOgxX7L51nYpcOeFb Rrn8mRndaJuk9+cZnwLdnvL2+ubwFMme1E0jsJ7YiLE9UNON2L0k3igvGYWNCrhm4Gvx 4Zm5uludaVaHVV2Xi/s6uZ1f03HgyVsK8hlM+kXHDrKQoVzMBZ7IQPD1AR30lEw4olTH ergA== X-Forwarded-Encrypted: i=1; AJvYcCUiX7SZ5TJJZkwmsZkCzrYsO2sVIfoUS/ChR2fD+LcYxVo4vNL8X0cMKm4eB39PlWvitic=@lists.linux.dev X-Gm-Message-State: AOJu0Yxi1BtWFTYF7AplDi40JQLZQYF8Nm8FnCpfoVREi+GT5+o8vPg6 03f5od6QhXWvz6u6bC1oYwthDNqG2W10cMUyTU4+pKmqqLDkEL9IFUB7FBAv X-Gm-Gg: ASbGncuNFmNmHmtw3h8TIqZoUBr21QRN0nIAr5X/KfyXQrtPyOjNVuIckebZU8aKzvR rGHeV38Roso35duQuGvBPMkMUf8bJGzk+VesxXT47fa3wYKe7ubHfM5gqyKPY+k3TVLQDbKVwl2 ZkVpKpTA2gFnz0dEAZTIEFMza6kMoe/T//+lL/JpXB99ImZdwVsYmXZLWFwmrk4bvtahSHky0mo gbCSz65BwE3b0jSedkM4U34UNuav3HG8kdWDDH6+88mSQ64+1GPUCEdlBAUOphBFG9w4RNRhHyj cHi8BPwacSAoT0XylK0jhUB5TJx1qTiE8tAVQfGRx4In15Ht+l4yggxRnM2xmAH6F1Oc X-Google-Smtp-Source: AGHT+IHLZK3FCf/r7+5MKurX3pr5o4LJldkBwRRoPZ2/8ot7v5lwjboRWlnOjFSLvqToQ7g90WgAwg== X-Received: by 2002:a05:600c:3399:b0:43d:2230:300f with SMTP id 5b1f17b1804b1-43d2230311bmr92200575e9.0.1742151410666; Sun, 16 Mar 2025 11:56:50 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d1ffb6292sm84692335e9.1.2025.03.16.11.56.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 16 Mar 2025 11:56:50 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, soc@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Catalin Marinas , Will Deacon , Arnd Bergmann , Jisheng Zhang , Haylen Chu , Chao Wei , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Krzysztof Kozlowski Subject: [PATCH v5 7/7] arm64: defconfig: Enable rudimentary Sophgo SG2000 support Date: Sun, 16 Mar 2025 19:56:37 +0100 Message-ID: <20250316185640.3750873-8-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> References: <20250316185640.3750873-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Enable ARCH_SOPHGO, pinctrl (built-in, required to boot), ADC as module. This defconfig is able to boot from SD card on Milk-V Duo Module 01 evalboard. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Alexander Sverdlin --- Changelog: v5: v4: v3: v2: - moved CLK_SOPHGO_CV1800 from Kconfig.platforms here; arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index bde1287ad9a7..9c01f5333f0f 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -66,6 +66,7 @@ CONFIG_ARCH_RENESAS=y CONFIG_ARCH_ROCKCHIP=y CONFIG_ARCH_SEATTLE=y CONFIG_ARCH_INTEL_SOCFPGA=y +CONFIG_ARCH_SOPHGO=y CONFIG_ARCH_STM32=y CONFIG_ARCH_SYNQUACER=y CONFIG_ARCH_TEGRA=y @@ -652,6 +653,7 @@ CONFIG_PINCTRL_SM8450_LPASS_LPI=m CONFIG_PINCTRL_SC8280XP_LPASS_LPI=m CONFIG_PINCTRL_SM8550_LPASS_LPI=m CONFIG_PINCTRL_SM8650_LPASS_LPI=m +CONFIG_PINCTRL_SOPHGO_SG2000=y CONFIG_GPIO_ALTERA=m CONFIG_GPIO_DAVINCI=y CONFIG_GPIO_DWAPB=y @@ -1409,6 +1411,7 @@ CONFIG_QCOM_HFPLL=y CONFIG_CLK_GFM_LPASS_SM8250=m CONFIG_CLK_RCAR_USB2_CLOCK_SEL=y CONFIG_CLK_RENESAS_VBATTB=m +CONFIG_CLK_SOPHGO_CV1800=y CONFIG_HWSPINLOCK=y CONFIG_HWSPINLOCK_QCOM=y CONFIG_TEGRA186_TIMER=y @@ -1528,6 +1531,7 @@ CONFIG_QCOM_SPMI_VADC=m CONFIG_QCOM_SPMI_ADC5=m CONFIG_ROCKCHIP_SARADC=m CONFIG_RZG2L_ADC=m +CONFIG_SOPHGO_CV1800B_ADC=m CONFIG_TI_ADS1015=m CONFIG_TI_AM335X_ADC=m CONFIG_IIO_CROS_EC_SENSORS_CORE=m