From patchwork Fri Mar 21 11:00:01 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025254 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id BE221C36008 for ; Fri, 21 Mar 2025 11:00:59 +0000 (UTC) Received: from TY3P286CU002.outbound.protection.outlook.com (TY3P286CU002.outbound.protection.outlook.com [52.101.229.60]) by mx.groups.io with SMTP id smtpd.web10.18676.1742554849009449281 for ; Fri, 21 Mar 2025 04:00:50 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=we+1F3Gy; spf=pass (domain: bp.renesas.com, ip: 52.101.229.60, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=VaYte4nmrUU0BwDVPNSdX99fxpAakctpyvdDN3SZbCjeH+5wJaqkT0bvbKT+FPebhW9ZkK4RmkkCol6+QxiYQcOgCgQPFsIf8QByoQIE+v4elSVZKPpht8DosQIr3EvfUf+kTQz/vdl8pyKcqKMtLNig9WbWi7o6Ex+0qlBVCVuHBGLCnMz89bWNAixRpsivywMsRVjAsT0462t4U4TVkbTv8bSI7t3i5aKDIpaZkUjXjCX8JGhJeI+EI1P40KMjjrtQICpy2cQqCHD40VeJj07V5Jf3UeZ/MPHdJTx7oasQ1LqdXmdKYemOPgVXyhR1GvKWz6ollIpStzYd8mrA4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=odDyNab1zAY9plImPUmUS5UOHg39Oo2/+invodfbTuI=; b=Y/4kWYfAUSPpPfy2+h+feB2K9qOhaLZ4TtSNcfYzA/lHBS3iHe4ckrcsZt+lhRUtgHDxdiu6VvtneXVZBmen1ySAWLhf2U3LytInLR2EDeGu3bW36XbgO/VKYVoNuKSAlzIeoR+j2emQOFQhjg/2YzRKNRoyL/Gjif3mZjL3YGc6fTAo58PFf5XUz1LVJLPpMuEe/1w2h4HBX007ldw4N/FQmhmS7oauXVM7p5tjdkIShj7fbBARSZIV6S3OcfW2dy+L9FwEwT9k1dMXaKIP3XYsK20EObko2X04cbHSi+r/VGNOwpx4g6cJuwNCGjWyXXLw3MG072D1aGJhVoycGQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=odDyNab1zAY9plImPUmUS5UOHg39Oo2/+invodfbTuI=; b=we+1F3GyYzHVghlhjbPdlvhIhxUvqRowI9x0hbAcTcsMangNJ8UIL2AVol11o2E0hkKNXNsV1ByEF8fZGlXhGpJ69mH/Ad7ju08tEmMEZv1tBOJ8w3Bp2tKpsl7EblI7NLgthLVaGO6FBdNoBkFMjV9I/n6v5RNBcYiXfo81sdQ= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS9PR01MB12437.jpnprd01.prod.outlook.com (2603:1096:604:2e4::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.36; Fri, 21 Mar 2025 11:00:44 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:00:44 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 01/21] dt-bindings: soc: renesas: Document Renesas RZ/G3E SoC variants Date: Fri, 21 Mar 2025 12:00:01 +0100 Message-ID: <20250321110021.3612805-2-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS9PR01MB12437:EE_ X-MS-Office365-Filtering-Correlation-Id: 8da63724-663a-445e-48ae-08dd6867a0ec X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: xGG/yV3huYl5FsWNCw/DuSAIPBdySvE38DqsUAY8TKvVPvOGivmbJTbEaRNhbzLb8BTsAspOe3na4Rb1t5if1Qz2mi+JVjx+CkLpFH6N8biDPAsamQyC9mS25IH2/O+TkZs9HeounjjE6Fy9FjhlTRiKgcWLLmitUUrIJOiH/YThM8EsVseAquJopz94vXvg4yHVT6qDZ2jQluj8vWQp7tfpy2fxl6QDbIbBTWsyYrvnoKE19J/s9tlGgUj2yo5Qxqs52gb102pPLNiJ0AUUHL4/2h0dXZEvj4ahjzllAlNgL89uuyf8RIZoNxbl6agZQEGQFjAZmO170p8ydaWo2CjTl7KVCPEhor1BUG7NYE+Jyk8hBR+RjpCH+/T7hYwsomZ+svRIMp4mXcunnnbaj7iPXYaK7IjBgnG3rPzk4xh2wZOkSERR5ckSPNc1ne2H3/yRsSHtJ5e//u62dXdidG5mMdQbTwCFbTLUgTTSLP7FuyLtgFUV/DWCxG/js5n32GtOgDEwT1/HZvxtUtBeoiTfkAIwyKEtB0YgzFhQoq3N0nDZ/U2vLds4e51xe7lb9vssnpvONIfni9iqZJNqYfqGkQY58ot+ifO4iWuC6AkQ9uOUGw6XWElYjNlqnCR+StkbbO/nBiRoZA3Jma+AVaCcQY0ExjYHKGVzjxqDfuZ872EJxC2EsS5SgerRkxF+yl6vg9dWjdOnd4WKfv98wKhesLCJAqvhGQOs1AbdLcTt8p23IYKsrsEXpErMpFErpJ7nUGC8uHdV2IJxFkgxVTmRWoB2qJncbrREE8pQs16W/2ODmIt4kG5jMgQXas3a2g6yGl+Y6TIKGwvQn2K1sHbyq2Y1sTg0iLqAS3ozwADBQA6+rV2jgG2JbwZV1LlNsspQA32N6lyth678UAfTQUc4n6+A6D15ZJpK0EzRsFrzDlxnY8ERX7xDJImirAMr1bT1kqjpwN1nImk7uyLuHgzreweFCJ+G/CIQcuD9JMKoTdGux6MM4vwKU4ql1SO4E+PUWTBVwGWNPcI6aanfkRE+W4O9b2keCwjXSX7kN1Tb7vPO+Ws3kbzpTCUnj36EWSSodv5y04NYShCQqx3E29yzghHETh6TdIlnONb7h90R3hRBOrA0k1bnD6ybyYEuLT/Athqs3yllOPNAqf+5q+iqrayanieknT6MkW3zkwwqNnBvKtG9/GGK30oo5DmfjMw+Ue4aPdifd9UuZtWs5AujRqd05FYVdasPoyhAebPb+RWUE/CPCdv/yqvk0SsflVHZHEZFcCFRiWNK4E40t9VqU1VNP1nmrmzTEZNdRwWd7T9s3aDHqGBDaASU4p+WBQh+0GymXvCUhmSo4oD1B0KAFTZAwh+oNr55e3Xs42oZpcKBob7Fr7LMf6kE258MqkTgPQwC6tO13V35ow0dj6m0ekDJngJ7pgpYEJjqVVDgpQIgKy34G5d1V2+TVWxv X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: WroT7OMWXRU5IeMEk9hBLJjgdhf0iVBGb2BNLh3AXeDgPflI7H6tH0bAuQ6Sn+OwFv5carkJgHvdQJACwZiyrCIH3WJ3jMD0VDynM13F2uFgn64Sv4pWXgxnBp04xuZwfBJZlVn5++JViEeOWbJ86qT2Pkhxbqe4hs/ZXKZhhRUJ7qoSux2mt0fY5KZVs/3i5bR5cvi4d9gc/+pIgdeFtPVuzdMFL5ocVMKrN/fSE037di96R63GwE+fplSI4V5L7Pu5hg/XhWRIu9h2zStcBmZZc99aW+o8ZmK65D2x2keOMGWf2fTzu99XKaVg+DLjNhNqRovio1DimCKwfz3ijpfDLXdApJU3Sd/lbpt48ZvmmOsrCYYVgWa+/rkBb4sJfac3A2jntOsx4zUj2X5LiXrVKyTpeJ04evGJaj1ZNvnpqPV/sDVtTzg6kNSajLTw1Jknb+XwXr/82HNAgyJFOtMl0iZTsqt8claEeHf+r86gFqc7tLQCAhy2B3ELRc5KYKODX8dvbwlq3+tnLCygXhvm/I4ecMHqbBB1gKO7UiKFlI1kkXSrbhmZqSNzAGOgmXjMvORPvkbhKnXapnl28MK2VY0PQJ8AfPwnRJ5diQn/RDmU5ZS7SEfKssYjW/6NuvBykRLWBaB6iknNibiZPUyFmgbd6zaRPfUHyXQlk2iSWJ3JW4UVkIM+khFIhLn4/UXoAVH3+jiirkNXuGFy0NpvbaMT8aLGvAY8CSxKX8neLDWkomiP8XPE9CWpWzCO0018Z/wBAi0MmOfSffC4eDkPrGCUtM1Err8E+4IXMJpA/4saCbdZLOdvbJMhedRYfgANF9OyVhWjWP0/cGj/BA/2TDD8UmPpPgrweUcBjQ5gGaPh7Qlxdt5KdKiBzgoz6GKp2a+z9bKtggt9WKoulrvEw0DrcIztTkd7O53KjfLJJYU12kK4QnyuAzn6q2OI+nZgvq1rCRw90LmtPZEYRuJDgYKyN8ICjdbdOFDjYcLs2346oY2/5MdzdPxd/dz5OVOO4iMUZa/859WAoBcZwv4xXu0hTWwy/trcdLT54z7gW0b7uJSYgiFag5evaZWQU8obPK2uzXkcFlVhwtg1+7aNFSjTC7CmPnp8HoDBxuYHEy8mAnQD1L//JmtUeIyPy8QjeY3S8Wu3wL+ZEgdBXBgrzXCnVHzPdS6gpCjMgq+PVJFZlUpVwSte1UAjlbENqlau78TptqQUP2CKNF6nixub9nsGfVBo9jFtwcNej5GMEhPukIVCQwRxYzIk9WZVMQI+MkXyF8cA7TAH+j5DmySHewNxZ4BRrIo4i0LCTxmR7YsXw+SSGtbJZkxiqaszCl1KBv/vGzRyPVDtQG0kfiH2DTqDliHlZdJu101aimOamTlKFXDc7AIWMfYJgpSWQQZjLKB7n5SEr5AmQ5gm8Vk/FIviOvS5FvfJzwHOxt0oZUp8CspGeLzS2vSNI77aQF66LrXf/fuIXySjw3M2mkCKRJTtEr8+VKZhY+ZQH2E64AV1yVKTexf9rWtdq75B3finAgkKmjytlDOzfaw+5qIar3xTFoAfTPYiM6RaMCxgax8NnR2L/55KA9yiNcU80Inckxxiaclob2PudFxRP6LbACmeT7sZZgZIN6MLCbQ= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8da63724-663a-445e-48ae-08dd6867a0ec X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:00:44.8161 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: aO0vhfYYeWQMqg8G2+FgidOYRKJTq5y4FdVe8jBvnWNHfh8/Z94x4restC/+40RWlhlI2UvdNT1li4q0EZ/8ZN3ccvDYCh/4fs2CdxMQyxwmjGNmheI8CR1wfE0yfnsU X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS9PR01MB12437 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:00:59 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18308 From: Biju Das commit ceaa1428e197d9d273ceaf60b8a7bbb3a60565b3 upstream. Document Renesas RZ/G3E (R9A09G047) SoC variants. Acked-by: Conor Dooley Signed-off-by: Biju Das Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241203105005.103927-3-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- Documentation/devicetree/bindings/arm/renesas.yaml | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/renesas.yaml b/Documentation/devicetree/bindings/arm/renesas.yaml index 4eee12b5d67c..8de30b478d18 100644 --- a/Documentation/devicetree/bindings/arm/renesas.yaml +++ b/Documentation/devicetree/bindings/arm/renesas.yaml @@ -485,6 +485,19 @@ properties: - const: renesas,r9a08g045s33 # PCIe support - const: renesas,r9a08g045 + - description: RZ/G3E (R9A09G047) + items: + - enum: + - renesas,r9a09g047e27 # Dual Cortex-A55 + Cortex-M33 (15mm BGA) + - renesas,r9a09g047e28 # Dual Cortex-A55 + Cortex-M33 (21mm BGA) + - renesas,r9a09g047e37 # Dual Cortex-A55 + Cortex-M33 + Ethos-U55 (15mm BGA) + - renesas,r9a09g047e38 # Dual Cortex-A55 + Cortex-M33 + Ethos-U55 (21mm BGA) + - renesas,r9a09g047e47 # Quad Cortex-A55 + Cortex-M33 (15mm BGA) + - renesas,r9a09g047e48 # Quad Cortex-A55 + Cortex-M33 (21mm BGA) + - renesas,r9a09g047e57 # Quad Cortex-A55 + Cortex-M33 + Ethos-U55 (15mm BGA) + - renesas,r9a09g047e58 # Quad Cortex-A55 + Cortex-M33 + Ethos-U55 (21mm BGA) + - const: renesas,r9a09g047 + additionalProperties: true ... From patchwork Fri Mar 21 11:00:02 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025249 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id A97AAC36007 for ; Fri, 21 Mar 2025 11:00:59 +0000 (UTC) Received: from TY3P286CU002.outbound.protection.outlook.com (TY3P286CU002.outbound.protection.outlook.com [52.101.229.60]) by mx.groups.io with SMTP id smtpd.web10.18676.1742554849009449281 for ; Fri, 21 Mar 2025 04:00:51 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=GS1wL0E8; spf=pass (domain: bp.renesas.com, ip: 52.101.229.60, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=FDFTAYBABExu5lijiq4KGI3L+E0U9MoNJ9/2s5ffdeTvXtebPK+l61JjAWaHoDNwBIudT7qLwJv0s0zMdT7MnLQmELSXOWUWShFi5HgbLBv9leNnpE+UY4kE7GNpY5B65DmZ50v2M4xOwsc7uR3cGbXTR9eH0dnlAYQdT9nrg8Y4dMYmE+FEFs4zJNdVASeOGsDJz9lE/ZQ2QL79s1WgDVq8hEANqUniENVFtzMHKRJSSc/2xStO8gYjfaIlOmF58O2+QkvwJCIsKvUDWeaiq58R/WPUvHehti+WLM7Qdd/zbgbn9wiWdOj3ZRRIkH+cl+6Y1p2lhvPjyT8Qe69wJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=7KQYEkNK0rQzNoi/zLl2r2V5eIExP2XLM42s64WPQkk=; b=hnOppci7UzEBwCtENAgdTI9j9JbswmS0vu+8ujg6DubUufyWNQp5Fy+8lGjBJrTpYNtK1I1M0NzjqTcgmmaLwB36cqyL+/zsjCY4WnGF73R8QIAm7LpQTBVsLchLXjKBvanjAY5KtRzEN2KMiYQS8Yf/bXofDaE1UzDbWf/ERn0ZgxPN2YoPd1eJWdSuBwG6BvN27NxWoH+pnIcjJi0+0k3uthYCyhSTJI+FwF9M6DjV1UnX77VJUchQVeMTSW+gh+FeTumnSIfPLAqAr1F7JokjQQuva2Taj1HZmNZ0uEZCJScTr/nczQfH4D8TxSiWV97VckkG5abFTztzy5anVg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=7KQYEkNK0rQzNoi/zLl2r2V5eIExP2XLM42s64WPQkk=; b=GS1wL0E8/nuuaj3SJam1a4Il+pHSzmMg+C7Deq6x+IdYQJYycik1xnmFDP7e2UU/mZVibAYyDt+gNumsHkPsUDOwF1OkOBU01aOCPYudeSCBI6YcMM8hJfHDoYuXD35cCzdq3WLKUbVlXVs9vFyI6giqe4kfwowr1xI2S/99N7w= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS9PR01MB12437.jpnprd01.prod.outlook.com (2603:1096:604:2e4::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.36; Fri, 21 Mar 2025 11:00:47 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:00:47 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 02/21] dt-bindings: soc: renesas: Document RZ/G3E SMARC SoM and Carrier-II EVK Date: Fri, 21 Mar 2025 12:00:02 +0100 Message-ID: <20250321110021.3612805-3-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS9PR01MB12437:EE_ X-MS-Office365-Filtering-Correlation-Id: 9643e748-4bee-4011-5636-08dd6867a28b X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: pgRo0aErLqSJuJkQWX4EoCL8V4LbO0xyAQtsJ5xWHTl3iB+uZTy+KSIFG+TcF+HV01FFBPxkzm3Iq7w9X5T8rjY9FNACxkS7ZQ0LnUnPSjrrQV5OE7SYdOxFnHKxdbuHBs8MMI5mLmEkaMlp3qmyC5pTnCC6WGJbOVMDPBEGfN0+lrw/4DuW5AiXJacuc/G+0p3Jzwg6Q9i5adgK6I/AOy+VpiNqrVdNe7Urz7c9v4t/uyc+sBkRIFoLjSd/XNxKQtm+T+lKr5Ha6f4S7WQmpyckcxOSfDfFD8wqdJ+BdLnpqjMnDxFE63c007DXM3A4+xJHWTRD8Mr0813bx1EYWmCgovBY4xhoCp3FD9+/ByHBy/0E5V8rgvetkDrO1zPQL8yRk7bngW+CRSL1gm1/TFMMa+QnIxuiFsFIL7oAqWifnTYh/Vi/JQaGer3cSA20sxtCwPc84Vm25hf9OWWallpk65qs6yWhQmNTNsx0Ot5flKfaY8SKBkfiWw7mn20vJlmKVlFlOJq2HCMf/SNP6utrnRoxUT7eefHKiO5MPY8bNc9qmDRgTd4tT24fHo08VsVmY6SHP/QcOZh6jVRgNl6+vES2D30t/9pAekkTgPdBzpTaiQrbsJHzmV4uWdCEsiMC0XtMqADyzo8ufD8KhVd5xyF1ynqd5HPrJNJOdUyIxwFsUt2DDaPSY28RhBcL7FqpBFxBNrkoYqTg7QawzBJ1bJpga2EqtbgaGkUNOF8CrHxQXxOJG7BA2eotkvguBNlWFflnBKWn4X2fq9j5/Z/odq9MGf/bz8FFtLoPlxcooYQ1nce4Qq7RHrjb6j4K4RwmVQkMqj+PdRGjcZdczMTANQOhnFbMyHFjUJkjFcj+Yy6T74Y9DyqUXGAcD1qSw3wRN0FIsF9OE/jV/V/VrtX7YXiR2z8Rjb3QJLvUr9DRLoKNd12y+zGB1VD865IWMIWiIZ3N0rtkFLVfPoTycRUSysho4bRryjUwReDpYxXeaGTUXlk7ThC9OEFNMXGC5Jeyoiv2RhcHy2eXxMGdJ+GL/JKpTFXZibldxIMj5JWk3TYh2NABB5A48DJZn9YgCS4ZHTqK/KBOqOsSkH01YxMedVENINzLrD5nhWetr3QbS9xXGz8EEHwouwxO4V+X7Cl7iUmTiwVepTwip29Kd3vGhk91fF8GvX2FtuIwsbE7J/cHUcY3oIM0tY0RR5V3H/ccx6Uo75nV298vqMSUugohDY/HObDrDdJFDb8Fd4D5YOIwdyB4oP1meelRdVv5KGh3m1OxU0jRFTiiri8LeOkZKjOmrMFJ4MsDRLEOuuqObzxTlVXIEpuRmlYe8x9okhj5GuQ2kVgGCii+7Z1lZMqg7o85Qk93b1OIt9VnjNMYptQH8A8YEilrFw5O3+HgiRPdBt53K/cD7DdHAnDMwcBtzKTcRsVBdBsHi0FUFKPW/bU4KAXpvMYRjpCx5AqR X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: XlXfmbE2/Yp3Um7itcZnHgw7Q1c8Ptk+Afeo8aBZtJs//hbq6VCDLgEaeSi1RRaYLUlee1GM/tC4/Ns3UDj7h9e0QSFYVoa4UVYnGcMcCDTKEBJJyCHGr5hnBtWI50yFbMrJ4uNfNDJNZAL/cXbcyxD3O9CYfNnecNwHszOP2PwKeR//PjWXTu3yaZU8DXTSIbXQgyMGlsT+K7zQsYqzWHZU2cdl3SEaHwJXxXBW/8+GuQ3blVhLwgh+1kurGk1Q6ohD9+QpjXJsaBBylkh7dd3Q0VVvtOdra0j10gPRefRdg/ll7e2XhjKq0zUsNsG7qNG9ss6ywZHhfbcheK+D7biZtXiOwKkcdGQEsAAB0MZzr6lG++/+jeMZWqNBJxHPdMZqk0MIH4645kVpHn9nspft6Imvo2eK//a5pH6BSesuYXXhCD1bs5T/QkopRlyRNuGEVR7WCRbjPH1hYFB9SnFBnkF8X5AOz3uvqkRGdZuhTso3mUQVGO+nASugJnkhPf/7s4P51ElERTODutv7kzaSvoN6HtDleZdaLsycu/8VBqcLXpzEMugKIu1LNtxc7MEkL5tXZ9gjoA00qPni+lDoD3B9AR/oxGYTC8qoKHRG/5OV8qpLeuvJYzumt8Zowl59v3tsQqxtQriUjFLwYfBwOOMgw9EVIFTWceeHZA63HU7eDCCUqhskPjoRFQPiISufy6r9m1ieOpiKAAR1dtG2gVkNVk8qeqzYyrf9QPX6bTXHjVmXKXyUJ7BEk5z0RH9SWW5407LoPqL7UqVWTLldu6FxR4OlymK9XtHUJsTvnNJd5UgQln8Su87fkNDJ8QtN8dspBV7Lf6Bhpf4O7gytkQUObXZmNuawrlc+HMn8BfuC+urfiu6od4YVV+Qsb4zCLRC8sdY0wSVN7xIvsk4ewk1Qt58gNnMoMNd646GQyZAM8ZvCDyB8g8zRoMyHcc9r2HcXcM1h348zGElU1P4jLgPufGhj8Inp+6FBPlDyQmlS573O49RnTer4s82WiEgV9AZbjfIawRx/Rs6CwYnozwalk8jDbZtWjee9uQFH8+CuvDXERbRUCKYSxPBF4PWTVkkgG9mBhO0DZ9uZ2Cskjd1h8o2rWymtI6i58h7psa3Ie7VKUiZIYZjxVbiQTGXzP5SjBwoHkkARPjowEKB39P8UQ7BuzrF0o7CKhUIiVNhw8NoeS9qBvfj0RZDUfElzGAxNiOOXU2GwI5ekNglBaTblCNvxcrCWS3BVrtU4uNJIeU6adLBMxn7sMbhx05xWQwrklq5jWQILIEvTk/g7L7TzlVX14YNAPpv2BKMeXzkzajrK4SV+Pl/h08CZgGqZNffc0giHuTfzi0g2YuIOxKprVQZuH4prH1jGmKTUi3xnGDdfZJb3g+BxS2iNT6DrLyODoO16wDr3zGaHCRCyOwj+hTP1CVCBo8JRAo5GLdWE5kje6/4nuklt1OsLTbp25I0jViJfz6JQ5m9yJ7QFibP2X184hmuZ0yF10O4GLTpLUl0eYUXnTwA4Eihmt27yea+NEB3pKjmJJN/Lg6Y3QbpAiLodbMxcwFAO5HtRr/C0QnhnuOUFVseNreSBFxNVy6V6z+KosTy+Nt4FohBpNUOfeeTw4uhpv550I2I= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9643e748-4bee-4011-5636-08dd6867a28b X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:00:47.5245 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: h1Av7ZzK5MLERBtCc4m5O1OVOfgI8jV2d65RAUN48+JoxWY5oWyZGXOBQDgb4O5h6Kn/Y70nTon+3jqzw35gLekJFXxzwO7mh9S6VHTbqr2p5vJFjDz8GAoYDNzlQmF2 X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS9PR01MB12437 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:00:59 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18309 From: Biju Das commit 2bf1a3ca1df7ed93e5ac82ff672753a4edbb6e80 upstream. Document the Renesas RZ/G3E SMARC Carrier-II EVK board which is based on the Renesas RZ/G3E SMARC SoM. The RZ/G3E SMARC Carrier-II EVK consists of an RZ/G3E SoM module and a SMARC Carrier-II carrier board. The SoM module sits on top of the carrier board. Signed-off-by: Biju Das Acked-by: Rob Herring (Arm) Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241203105005.103927-4-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- Documentation/devicetree/bindings/arm/renesas.yaml | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/renesas.yaml b/Documentation/devicetree/bindings/arm/renesas.yaml index 8de30b478d18..05a96ac138b8 100644 --- a/Documentation/devicetree/bindings/arm/renesas.yaml +++ b/Documentation/devicetree/bindings/arm/renesas.yaml @@ -487,6 +487,10 @@ properties: - description: RZ/G3E (R9A09G047) items: + - enum: + - renesas,smarc2-evk # RZ SMARC Carrier-II EVK + - enum: + - renesas,rzg3e-smarcm # RZ/G3E SMARC Module (SoM) - enum: - renesas,r9a09g047e27 # Dual Cortex-A55 + Cortex-M33 (15mm BGA) - renesas,r9a09g047e28 # Dual Cortex-A55 + Cortex-M33 (21mm BGA) From patchwork Fri Mar 21 11:00:03 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025253 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id B4502C36009 for ; Fri, 21 Mar 2025 11:00:59 +0000 (UTC) Received: from TY3P286CU002.outbound.protection.outlook.com (TY3P286CU002.outbound.protection.outlook.com [52.101.229.60]) by mx.groups.io with SMTP id smtpd.web10.18676.1742554849009449281 for ; Fri, 21 Mar 2025 04:00:51 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=BZaH88HG; spf=pass (domain: bp.renesas.com, ip: 52.101.229.60, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=em0r72EMYpf56E4Hy7OdvIzyKH/AznzHU5cy5ddXjPA5IQpMzYdMHkcW7a17ynQKT0pTr8gOw9o7YML/IC0faBvJi8YJpxjexHjo1nzkd+JO1tXnUfLQSFUb8hq4uCNQ1IIDtBKPZs/1GlqISfN4iYu2nT0zpBJ8cp1DY19C8nPM7E6PfzOZ3+G7j2THbloioeAVSszubkVnbDNK9kYPDl+6S9WEJwH5wPMHFFjUR6MnOZ3D0pUx1rEXUfpW/BSN8ibCh9GtZZv43toUcWESQoO+aQkiohH+vG9Td7pnT9AmUdeiLJwEwI32s3k/G/8mkV4Clmn77Sy54UP+4MCNdA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=KCMU2mxLXzvbyqb/Fgtf9AV8X9/k4FZUDmIuLh51PPA=; b=u9e/d+S/0FzuUnxks2OOFNs7tiDNlErCYF+dkJXut1MxNN1EW4tqmixNVXP7Z7y6GgsoY73n9FSBIJeu6cDeuGu5LaL2AWXgP8Q8ACsYKHIakdkmrzK2T7x0IF6ah4hLACFeT2SpdSMBM2ILDM4eXbflnbpwVwQO6nwjwqKSkFomeHG/T5aCqLGfT6z9vKou+v7S2GdjUuAedbIng5sZAYXFhSZMLiviAzleNIMHMFf/RJrNLuvCVDoopRMQO/eezpFD72Ank86hhm/NlQO15446rIMJAuCY2i6ppyIAXo05CyQCVmK/Mgd1iD63rIB1GImEtTYtQERdRJi+zcUYMQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KCMU2mxLXzvbyqb/Fgtf9AV8X9/k4FZUDmIuLh51PPA=; b=BZaH88HG4HU23v5Fk4FT8DFfZGEjjDD5c7UymCyc6IgSxwJncisjonttfC8ea++T2waA5S/GojuFe8EN5/wsoxVzChKQ6SXCo5sNCNtJ5LXThsR2f4+Iv/4IMcWi2ShrVmGEEf/n6Lg0ZFNpNwNA64b3anyAN9q3bbj7iuZJ8DU= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS9PR01MB12437.jpnprd01.prod.outlook.com (2603:1096:604:2e4::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.36; Fri, 21 Mar 2025 11:00:50 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:00:50 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 03/21] dt-bindings: clock: renesas: Document RZ/V2H(P) SoC CPG Date: Fri, 21 Mar 2025 12:00:03 +0100 Message-ID: <20250321110021.3612805-4-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS9PR01MB12437:EE_ X-MS-Office365-Filtering-Correlation-Id: ad6fda5a-69ec-4f25-198c-08dd6867a423 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: HF6EatiDNpGH6dFlxkPVmKGubDtlFmVYLfIJZi/hNUsqj2BMZG0k2OV2uhau0pp4b6n99+/keJkfSuDKrWQuA//QuWZEoHUbzaOocxZy2vIy/5/n+SJkDaWyMX5Hx9ITWxDCLbMdj2tVA7I0Q/8U8ADM2Vwhok3k5dkD7vqRACZTtEHNC59HZZaW+yO/VyvM6MxLFi2f5+hRkRNGEcWdEuS3OtAg1SOOInwYVIniwwtu55H+gPWESad+CcMQgFSaaFRcZsM616vYPBX80shViseSYHrjIulOOxOzE+2HEK/vEHh0IUgUTwuj63id8oOiYB0+Mpa2XuU6dNyogmu20d2/+U6HAiCiVSnMtn9gFrATFUXSWuhreJFctPywgQHI3/RK6sVc6vQ+GvBRnWhvTswU5UueoqKglIIFcwj/F1/Il9UogpQ4oUuu9oxPysERsgJu2wf5c5wCqa0tlHOOTeEf0s/jVdDzBIipuP8ERz/cv2I3078kskyT5rBtwptmgCboVQ9Y4jekP1Jhiw/e+cX3tOZ/JtXkSM/Q6/na4hJCs61Q7EGRpwAk6ZNb+LuNTXSL4eWCtgMOd4UgpFdVPExIR5RG1R1j6RL2rMV+u9puPmjcMDkMr65lje1LdFHPZixN/h8UHaK5v30PKuiIiGXYQ2VPZMvf/pxNNJFiVemfRmORset102uTsU+TeXm6TQkun1Y2NYGkTwhGAZ4D8kP3JOAZeFHjrzgYzqKcvHrG0H/uSRCxi7v8ehgiQeYp4gGYRWoNiOUDprQNU0pGxgxCCwc9Do3laEZ7Mo8WSSRUoC53mAz+FHOWEVCIRXM/c92+3HdLwDTzaOFENyhgUrrG6rVl/lgAEU6CAxxskiyLa+v+zo0nWEbQoSivU71PEFDswC2FtGVKfdAhxCVKs3Mxv5un2keF9goYHzsQwXRcrJKxOomCUdAYsEwvuTMDvO4+ARjPug2zvfYuTd4joJN+OgumjprI3b83UhzeFqyOSFX5yCjXuDSMjowYkr6DOtePl45mdGomn5BcBqToqhku9Nv3K9KXtkeOLLTNWcMqohiymC0yHtnKo0dVoLstZ4XXThK5n1dGU7+eOkS6DOwzZXfMepyGCFj8c4G5NVFCUATymHWfvb/+t48MShSDd3RANZS8Dvt6GvFHImTUTicvyjvhlfO2AC8edaxyp0IAquje92ApTyM9uoDvbcnQcuc0n8fgl/Gzvg4CHlhhxeP36En4fGO8BzSyyjLsiRray0JnCWZ9sOLkGbnz1ECLdNEZOWD6f0o04RTpn/6l5SAgVgpswT3H/1o72pTsZDz3r7AMq3b42GAzT3q6dRoWvfJvSTk51N2BjqqTdUYai/CAjO4pwxFy9XUUlFgLX+GbyhEJwMCvqx0GHwrg+n5166RBTmBSLpD/66OEht7tuA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: +oVgCTFEtuAQ7DSpMK5hINBltTSSQLaS5d61HTzLtsyL+D5cr9Tb7Vkf0KcTkfZ/Cfoo6c8IRi+t3PEi+qaIQrkzNcPwiNz8C/JC12ozqcEhFHErNxCNyR348+RkHww+it2wjjEP6HDWY0Y9UMSWEcHe3z9wsx9RRSYk6142YwjuKNGMa5HO69DPjMxMDs/lhRi5qqxE1TAvu9TmTtiA3fvNPKtlexBvE3G/ZPTKujUixKVrnMSA5IkR74JY0EG/k6knY/7J9gNAvEOkzN/gnlkY7YUdsdWvK2HunTz8biGjewBFPp4NgqIdED+qS+UoeZz8XlqKseXhxojaJDfWSwwal7fvdeVk6liYQXsPUQi8RAuOzRXlD4aBSAI63uKaIXALAwm+jlUoStY8/gamatKGEc/ciaEhH5KAAqHyT8IZjNXmUJt2K9vcjNtzeCTYdubTKYUnwvLafFp44aO1gfBUHpSQylbylb01L6lKPTOj/SC6UBfboSyeApsaFciJw7K0iU5qTXusAxHe8m55QLDIX8QaICFyPoMRKuGbrMJyaAmLOnd7AxKGuirjyd6gwdCZrLFzeckoEealOi89H+iRxgxMYo+lTRZo1iSrHhYIKbnAxOIH06JeloNivNq15lisQg6jZEtNs7VRAPBShbjCeNVFqRdcS5J+3idTr/q6eeU1ZsABNxLyMp4eWkCnoAh47f2Jl+HRCcZjwPNSPxOzSsElgQVUXD4BkR3XnsmW/yPnitM6czvvAHmD5++evBVp59McuHeyE3Zf39ZVH7Qzc5hYsxQ6QrJpJleSAlrGLgrfXRUyPHEuhffHzEk8LPf85jEHjvZTvVq3i3movWAQDwpGh6EIemTgCjLWxUn3gIEMMk0Y2UqpcmIZocWXZSUuAuNwdQmXlqyJzSimabBzpAoIJ7Ql8lHRICV+8IFIFW1NzbTUNLbBqd7XBE0g1rOxvKWfjImsTfxr25rN4LWENmG9BUPkmw11f20pbyP+2itVLznDXvNLAW+Tn+B+Cx9pyoVZY/9vXxcq0XiK1Iu3xnFw/7/qPM5DlvcohxUmpDxqyaQcVml+DZJQCZxmWV9HJx81RwQa7zHZDIDoVc5Q8N3MXT7g83opFztE1v8NzravdKMsC5V8k0FwV9xVGmZ+MbQzTtUOMgFZ2yO51m3xTLs4Z9pn/KmbGUGYwYW62gvHb0mIwMWGGmn4AUrDx4mh8hhauTgN51p71yDK1fzinxXBCvPodz7FjjdaL1Ql9qm6m8OP73laELZHAi/Q1Pf7TwCuNs2n8jv8tBCwE6+WGeYl5TQ9CeF9x9aiYUdrT777JOfhzkMgfw5UXOXqzTE8jspq4sCbiclQzgQwfXvuoBpAvnDPhLqTRBzJHPVtEMgXCzZqs75kpql3APEkuXaFfghtwUvaONJx4okjtX+m3O3rjk2mzzyvwu0e5vpNEHawWQxLwaCNcXw2TvJFBBzQWuFpBHzl6BBzTxSWGFtzWTgTGOAxAyNobJ/ub5thxaGqEg66aWLp1d6CmkjLbF3K4OWfi/P475ujT2sz7Rm0f+0ZADrnu3o/9o34OksPcS7Y7zmSNP0pq1FM7w+ExE5txApfB4RcajoE/5NI0DVJY18ObA9jJHGOiv2XyLY= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: ad6fda5a-69ec-4f25-198c-08dd6867a423 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:00:50.4384 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: x05KVTRlFliONnhRU5vIwRoPZM1SkijgwuZWJvTAqAaNffLgKkHQsZXX1WctaL5LnJfS5bBgDAMveaXZ1xKjqZ+L2vN7mtXdmxcWK86yjcNhwKngFDk+6SDiMOQZ8T4e X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS9PR01MB12437 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:00:59 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18310 From: Lad Prabhakar commit afec1aba08607b18cfd00fdcd6525aeca0e187bf upstream. Document the device tree bindings for the Renesas RZ/V2H(P) SoC Clock Pulse Generator (CPG). CPG block handles the below operations: - Generation and control of clock signals for the IP modules - Generation and control of resets - Control over booting - Low power consumption and power supply domains Also define constants for the core clocks of the RZ/V2H(P) SoC. Note the core clocks are a subset of the ones which are listed as part of section 4.4.2 of HW manual Rev.1.01 which cannot be controlled by CLKON register. Signed-off-by: Lad Prabhakar Reviewed-by: Krzysztof Kozlowski Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20240729202645.263525-2-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- .../bindings/clock/renesas,rzv2h-cpg.yaml | 80 +++++++++++++++++++ .../dt-bindings/clock/renesas,r9a09g057-cpg.h | 21 +++++ 2 files changed, 101 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml create mode 100644 include/dt-bindings/clock/renesas,r9a09g057-cpg.h diff --git a/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml b/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml new file mode 100644 index 000000000000..926c503bed1f --- /dev/null +++ b/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml @@ -0,0 +1,80 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/renesas,rzv2h-cpg.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas RZ/V2H(P) Clock Pulse Generator (CPG) + +maintainers: + - Lad Prabhakar + +description: + On Renesas RZ/V2H(P) SoCs, the CPG (Clock Pulse Generator) handles generation + and control of clock signals for the IP modules, generation and control of resets, + and control over booting, low power consumption and power supply domains. + +properties: + compatible: + const: renesas,r9a09g057-cpg + + reg: + maxItems: 1 + + clocks: + items: + - description: AUDIO_EXTAL clock input + - description: RTXIN clock input + - description: QEXTAL clock input + + clock-names: + items: + - const: audio_extal + - const: rtxin + - const: qextal + + '#clock-cells': + description: | + - For CPG core clocks, the two clock specifier cells must be "CPG_CORE" + and a core clock reference, as defined in + , + - For module clocks, the two clock specifier cells must be "CPG_MOD" and + a module number. The module number is calculated as the CLKON register + offset index multiplied by 16, plus the actual bit in the register + used to turn the CLK ON. For example, for CGC_GIC_0_GICCLK, the + calculation is (1 * 16 + 3) = 0x13. + const: 2 + + '#power-domain-cells': + const: 0 + + '#reset-cells': + description: + The single reset specifier cell must be the reset number. The reset number + is calculated as the reset register offset index multiplied by 16, plus the + actual bit in the register used to reset the specific IP block. For example, + for SYS_0_PRESETN, the calculation is (3 * 16 + 0) = 0x30. + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' + - '#power-domain-cells' + - '#reset-cells' + +additionalProperties: false + +examples: + - | + clock-controller@10420000 { + compatible = "renesas,r9a09g057-cpg"; + reg = <0x10420000 0x10000>; + clocks = <&audio_extal_clk>, <&rtxin_clk>, <&qextal_clk>; + clock-names = "audio_extal", "rtxin", "qextal"; + #clock-cells = <2>; + #power-domain-cells = <0>; + #reset-cells = <1>; + }; diff --git a/include/dt-bindings/clock/renesas,r9a09g057-cpg.h b/include/dt-bindings/clock/renesas,r9a09g057-cpg.h new file mode 100644 index 000000000000..541e6d719bd6 --- /dev/null +++ b/include/dt-bindings/clock/renesas,r9a09g057-cpg.h @@ -0,0 +1,21 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_CLOCK_RENESAS_R9A09G057_CPG_H__ +#define __DT_BINDINGS_CLOCK_RENESAS_R9A09G057_CPG_H__ + +#include + +/* Core Clock list */ +#define R9A09G057_SYS_0_PCLK 0 +#define R9A09G057_CA55_0_CORE_CLK0 1 +#define R9A09G057_CA55_0_CORE_CLK1 2 +#define R9A09G057_CA55_0_CORE_CLK2 3 +#define R9A09G057_CA55_0_CORE_CLK3 4 +#define R9A09G057_CA55_0_PERIPHCLK 5 +#define R9A09G057_CM33_CLK0 6 +#define R9A09G057_CST_0_SWCLKTCK 7 +#define R9A09G057_IOTOP_0_SHCLK 8 + +#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G057_CPG_H__ */ From patchwork Fri Mar 21 11:00:04 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025251 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id B4235C36002 for ; Fri, 21 Mar 2025 11:00:59 +0000 (UTC) Received: from TYVP286CU001.outbound.protection.outlook.com (TYVP286CU001.outbound.protection.outlook.com [52.101.125.48]) by mx.groups.io with SMTP id smtpd.web10.18677.1742554856700641334 for ; Fri, 21 Mar 2025 04:00:57 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=WzTM8SO8; spf=pass (domain: bp.renesas.com, ip: 52.101.125.48, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=tpqcHZmpoiEqsdXJ2JKOYlrl3tSyh4rGNfRhoK2iLKRWMRF+GGxAIe6kJhsV+/w2hJ9XYYfyDkmwuAzewTiLK4rvzRAVHYvqT/wJDdiOmnaWLBzkZtoWRnHjK+XNGPEj6mF05U33V2Ou5jaiaPG6QZHYKIDQLQudN4gglrkC+gOqLV1bC7Nseim1inY0RKnNgHO6WXW50VZJYJlrXVcR3FcO2FBPYmLFWxkUgBidVH2mrxTijzF66ZQVE1uKbiWO7lggYPUEg8SUfn2m11bAZVBqsIuk26CE4ukPsEfpkfSD80aJyqWMMn4JFQaLkNj+bx0mXrZdM5JekUUxDctJPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=5Ql8wih0FV764kWevvBgX/gfG6CSTRQ/MtuGetV7xRo=; b=wbfHHFQ4G413tqytG2S3K0XGz6QbdgwOLK3LIwFRMkm/37khz49ZJodICdWwBNnf52qmXYDve6Z3ck0f570AIhxyV+p/o0RpTGaYi0XV5B3iZf34TSj27E3bWlXrDFH2fSCZbk9EikVSPRcIg59MethFbQIQbqWLHde02ZvSNShqOy5byNYjlI6ly2rDWKItXWxMP34Spn+/9FA/IlW+afJZvYLGRX7wc9hRI2H39a+OCtURVM68cJQOntPWtPlaAk2QvhkiIqhehaql0Wi5mqbWZvUFcA4Qf+xWSAb2Ok6+Kx4fowt1Zfv2bWUuioCIeHx0qL6tvc7XP8jkdAd3dg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5Ql8wih0FV764kWevvBgX/gfG6CSTRQ/MtuGetV7xRo=; b=WzTM8SO8La1YlPv+aKeGbDTR+qQ27LociTs3ZW/T58hOMtrGH2g+rc1R/OPGTGgAWfy0Zx85e9khrvfr3NMkSLlpYGAUEgALNcD2IHHzVeUtUV1hvhs4704VNYQzltdvK9lQUqqMUHU5DjVH2Y51+ky+dxdErWBIAz6DGGdLpi4= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS9PR01MB12437.jpnprd01.prod.outlook.com (2603:1096:604:2e4::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.36; Fri, 21 Mar 2025 11:00:53 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:00:53 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 04/21] dt-bindings: clock: renesas: Document RZ/G3E SoC CPG Date: Fri, 21 Mar 2025 12:00:04 +0100 Message-ID: <20250321110021.3612805-5-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS9PR01MB12437:EE_ X-MS-Office365-Filtering-Correlation-Id: 4f6c2f31-0730-4e9a-edee-08dd6867a5dc X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: eZ0Ecj8CViwGNAydF6nrccCqk/IImvEiG9ytcmD0DYxwOAC6xOl+aSt/kixkjwzk1XStuQgoaLfNyXMUCo04Lp7Yjp0vNxntfaHY5peR2MwoTR9wJz9jL+p142hJWkhJK2azyhFZM76k4xH6hJTcyLQ+wkvqhcCPU2eYgQEaJjZvza3hift3oWequL47NKtce5qstiHjyI9moCRRIVL58qYke4v9XFvZSu9b9IClvd7NjJTkRVLiCRWr2CO1840nf7lBvFkac94m0m8xKejrK85xKoqHmxYVN86uPY71E37ygcAU0FNh3GPzWOpCl3UjsbpdBiheDzc5HE3YN1Y+Fi0i9d5gNfR3du31a862ifKxSzRjYshS50X3JH0oQ98qUopQgyPsvlYCd3GF96NFZ9IBywXqMjv0T/BTieKPPoZK6y4CeYXYRFjY4FYxdJqYt3sw9wLBDpuCs3vJ/zEDVTb8S7+ipWWyl0Xc7EQOmSHopl34xVk1SFJQB44x7qpUyKxTrmphcW/c4/5behKtbopJNLrYk5wfjjyQX29D7BChoFYmAqUbMizx0S9qGo8LsupkkWucob86rBg3hodgEQToepy6JyEjgxgQJ/Kty5LTKySYkWh63zh+n5/GEVDdGdtCfZN4Y0Eifp8ZZsfaf1IqhTcuN7PA3rHhf17pLq20cFP3qXtF2Y7LjmtRmikTp6I+QLUuliDi6eSG5yl15iEI+/Zef2Iy8aLD/rKvOiuuLW5apfUosouQ5Z0IehsReMwyNF8OioNX4/9tbC+fArjpcmpzoFsL8Yg712QFQXPD+/lOIV0nBTOcaO05xjFGm8JKLlhBli/7CEYU+hmqNafl/t/1MhMLQR28H+AfidP9OtINWNoxX4zI6s5g1Mylb+A1ujGGoFXF55UYznJMPmq1eIopniHwPzmKAtPoLWpW+xbmsCdp6Ipdfr0zoFBE69XVmjFYxerzTMjNcRaXhA88iPREAJ5nnSxHvabYhptuwqh/J5dDfFf0pgHZWTk5aCEAhzaOyAm5E+JuS+sa568LRWAGpKzFMSqnxiZ+wwK26agXj0mzVVQKfHki9qAX6w3GkmTS8cGpz78WWq3NiC02mUdIvxuenJsttvAEX7uv/nYFcg7eBWt1BQqToj1kIclBLMtNyK8E54n/eOYraLrB3fp53fjoRb9dB/pRX8TptMhNoX++1YUH4dCL3A7Wr8f+5aflqjpxL59jUUQ/l8iR9ooSHEKJHkgr4B/1p4CzJJUqI+Uua/5/y1CYMIhgbuzPN7vPLpHAb5f/JCUbZOohw7Ao9pbAsOcPQWLZjzz+cHWiV8BMFDAnmvzzfTkfHPzvWG5dAy8XG4DaHc2U5xCKsHCME2/CyS0L02kfCBIxIrAsR/OmsVuKLpHv9/yW/s32AxlBUtKXe/elIOemmg== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: QwK/p5SuhCbb9SNRclVldzzWdZQoHZPCsuFtvfj/8TkYFnj7cXDJOPgFV0LgVHem0SNjCb5kdYUj1nHSe7PZb6LIiDP65IS5Z6RhGL1rYdathW3fJPLHOxJLSAyNkCOqT2GwRpCiUDsuCgBvHIN7QCoKBhfW7L0ZgtbKG6ieI90oVjRQVKU4etPUqEamsAdrtf2nMdx3UWwirXn58EVJaRpmOG/sXMW5dbbZAP0qnypnqOktK6c7wKh3VmFpyHdRvmDv7Z6LFLKldyRuRxNLR+biyEkwahZNOLOo0fxF84+hUn1wKeJKNyCiabRejP2i2EW5/A3zD/T5wdcVb75Ok78nmne2z969v+tChDmCi2DCDH4kTtSU9K3CrpTD4XPhidIVz3Y178wOjutAeXw7yLLx1lxzgn221NloZGSL1FaZ86Bi6StuaifY9wIIP/zHsjWpGS8dOcSyHTGiHAtdnSauuprH9b3+PCmjKZ3uiOPFgLjGpKIUgc85XHvEwxX5/d0TWSxc1dxJ/Sb/D5SU04lgo5woKRFRBr/eEZ6Tx+4LzB0QpZ5Vv94TsuCNhbJ1iTi0Km7LLwxQDHQfqJvs6NPoW7boD9bydTd7ibxuUdnK398tcIHxpkODPQhHtGxf/+lFwSDuRztkTZI1G4KoDLYd4FGFUAi8pNXlZuem5d4De8QH1+vz4r2GBvB8vbH9jJdw8WyrxgMwBLD6QL95Kzyl9VjKJDTOGADTdUIgNBx3M8bSkQHNDKRymJ8cfyP/+zG8F0ddx9Uc4jUXln34CE2Zc4pj2hCCALw2qvnLZNEsbaIHy2qtCFpkqpE29GCF7V7khBp6FfznYQl6oB+UADBPw+guuMRCnqmu2i6dfwA/ygssyHTYA1syf5VmYV/ki9SKkslkAL933j0stE/8VYOsRzFaeTnDYqRUlQl1U6bwpvgT+2aDZ7tsmsAOVrreIdhTyAHAV6cHrUQsVUaodp2EMXRUnyhUMN53CgDDU9ebsa8xTY4xlsSqO0PNUn5SLHIMMJ+xa88lIoQMcR9inOEdJTWeKSdh77l2ccFTDGRrqlysZJ88146pFlhEtV2KPlCKG3uL7pj6zXzqD4bnWXABbLknPnugmCMN4z6sUqKVRXneDMcrvkN79+GyoeWcyMkbDuzamOWYY0zSKTfcpASwZsMSU4Y5Afwtr3d5c3GHlUt0+oAR8iDr7OyuFWprkCbOa+qyb1tGVE/SCFJE/mU7TuZ5hffWlBSIj4BgVeumAwHpTeLkVle/1VQgAbK74xNknsnR/wxFawyuUNx5cl7qz87YCOQcpaKt5/0Uhwkw3vtQ15jXDRa1uTin1IiJyuhHk9/ZjWP/BLd5ZjLSc6qHDsGGn/Wm1PuuEFhj/+okWa5V9OBRkaLd+FPeL25g+yDl42Sp4Ngd4W2yV5LvLVzKvhUfPzIUyvEUBuXP9rwe8a/FujvgW7J65ZHsHjGBXcd/ZEGyxSfSylTmbKj3LKF1SFP0aLPsvvlAv0ERJW2MXlIQtsQZGLuUUvy6QacCw/Qvx+6hMeLfxbsXtinI3cTMtRQUWR7ZNvjHTZAlFYXLG7E9r5v+jrlDI+9e5Z7etiN4WqZPk6O6o0omdHrfRs09y21/d17OunIUbEWZYUI= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4f6c2f31-0730-4e9a-edee-08dd6867a5dc X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:00:53.3630 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: z8xR12aMb68kbAVGgWGRlEPCTb5sOJ7IzyLNRDBKuQ/MJbmZb4Pf1z2LV8SqeZmuPf9X29gEW9uOqvLixCy9eMgc1+KfS1wVV0UceoaLKscCDjndYbARWxfmdELS4emF X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS9PR01MB12437 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:00:59 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18311 From: Biju Das commit 25458fdd39a18a5ce00c36f38992da54bb7453f3 upstream. Document the device tree bindings for the Renesas RZ/G3E SoC Clock Pulse Generator (CPG). Also define constants for the core clocks of the RZ/G3E SoC. Acked-by: Conor Dooley Signed-off-by: Biju Das Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241203105005.103927-5-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- .../bindings/clock/renesas,rzv2h-cpg.yaml | 15 +++++++------ .../dt-bindings/clock/renesas,r9a09g047-cpg.h | 21 +++++++++++++++++++ 2 files changed, 30 insertions(+), 6 deletions(-) create mode 100644 include/dt-bindings/clock/renesas,r9a09g047-cpg.h diff --git a/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml b/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml index 926c503bed1f..c3fe76abd549 100644 --- a/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml @@ -4,19 +4,22 @@ $id: http://devicetree.org/schemas/clock/renesas,rzv2h-cpg.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# -title: Renesas RZ/V2H(P) Clock Pulse Generator (CPG) +title: Renesas RZ/{G3E,V2H(P)} Clock Pulse Generator (CPG) maintainers: - Lad Prabhakar description: - On Renesas RZ/V2H(P) SoCs, the CPG (Clock Pulse Generator) handles generation - and control of clock signals for the IP modules, generation and control of resets, - and control over booting, low power consumption and power supply domains. + On Renesas RZ/{G3E,V2H(P)} SoCs, the CPG (Clock Pulse Generator) handles + generation and control of clock signals for the IP modules, generation and + control of resets, and control over booting, low power consumption and power + supply domains. properties: compatible: - const: renesas,r9a09g057-cpg + enum: + - renesas,r9a09g047-cpg # RZ/G3E + - renesas,r9a09g057-cpg # RZ/V2H reg: maxItems: 1 @@ -37,7 +40,7 @@ properties: description: | - For CPG core clocks, the two clock specifier cells must be "CPG_CORE" and a core clock reference, as defined in - , + , - For module clocks, the two clock specifier cells must be "CPG_MOD" and a module number. The module number is calculated as the CLKON register offset index multiplied by 16, plus the actual bit in the register diff --git a/include/dt-bindings/clock/renesas,r9a09g047-cpg.h b/include/dt-bindings/clock/renesas,r9a09g047-cpg.h new file mode 100644 index 000000000000..1d031bf6bf03 --- /dev/null +++ b/include/dt-bindings/clock/renesas,r9a09g047-cpg.h @@ -0,0 +1,21 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_CLOCK_RENESAS_R9A09G047_CPG_H__ +#define __DT_BINDINGS_CLOCK_RENESAS_R9A09G047_CPG_H__ + +#include + +/* Core Clock list */ +#define R9A09G047_SYS_0_PCLK 0 +#define R9A09G047_CA55_0_CORECLK0 1 +#define R9A09G047_CA55_0_CORECLK1 2 +#define R9A09G047_CA55_0_CORECLK2 3 +#define R9A09G047_CA55_0_CORECLK3 4 +#define R9A09G047_CA55_0_PERIPHCLK 5 +#define R9A09G047_CM33_CLK0 6 +#define R9A09G047_CST_0_SWCLKTCK 7 +#define R9A09G047_IOTOP_0_SHCLK 8 + +#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G047_CPG_H__ */ From patchwork Fri Mar 21 11:00:05 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025250 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id A1C70C35FFF for ; Fri, 21 Mar 2025 11:00:59 +0000 (UTC) Received: from TYVP286CU001.outbound.protection.outlook.com (TYVP286CU001.outbound.protection.outlook.com [52.101.125.48]) by mx.groups.io with SMTP id smtpd.web10.18677.1742554856700641334 for ; Fri, 21 Mar 2025 04:00:57 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=S/WHJEAw; spf=pass (domain: bp.renesas.com, ip: 52.101.125.48, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=XIp0SJjY9yKE8bJRY9KkhxVqrUCuWdTVRKzqABT6qhz9vMhR38VLvTj1u0dmko/xymo6g4sXv24JCQ+0xzS4Lw2VGmdGFqlXnOlZeBhbBNwlILL6qpol2+i4SPA70ii9MlUJYNaZPUo2BPVnPwrxleLa5RjoegDmMoN69pDMUunY/On57JbdxfQkmhuj+rzEqviMGnsRRLdqXWhWLadNsQNJHuoR0LiGj3uUiVvbFNvGqNZ0If/tcQcVuxBGJ6tTMFKwNuiJjOqD7RDYHlo4H9HWKEYCAmXZPDoIsTYC+Vrp0f25RAALQHef4Pz8mAqeM5CB8q/uHSfBYUbcEwPVyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=5gKwccpB9pYat/EA8bmRjoIMa8NP5AMcgPll/3GOW0I=; b=PJNmn/hOq5Oe4mSRo8JnMG9upYYmIDCD6Uc6/VMnkvWz4qdDuZDBQgkchvg6HYmN2uKPYlIHEVL54Eq5GKV6OvjJVSN30YyD4igVeP4xxGi4K23UoWub+71SlpO371ei/Q4EazCYnEMT4Hf1KnrVmoAYzKxiriXvhucAExduAlHaxsNCK9ZKW9pmilBRyuDY0MQfvi/TPRWY3KyBQtVXHyf6+CCLni8SbG+6pK0cHfR06rvABjcH88Zi79UDYVDFsve7JzwGH5Uh+HLb8hCqeeawFRcMc3qXpjjkp35ZUy5/YfvS+cGxGjE2mvvkTYx9OomV8Vy3E8P6+R9hJHd4wQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5gKwccpB9pYat/EA8bmRjoIMa8NP5AMcgPll/3GOW0I=; b=S/WHJEAwjKHOU+XA9ImAeZFLS7hCs9jpgRZzwzxZ0a47ml7NkAjgVXsCByAdov5T63wsmzDko08JqnCLplV92HvOR6zrBKGNvDXRGEGDqY4RVsc1iB0XrZgTNi0Q6NzOAz0kbQLPlte6e4HPE+zgRqjvIqlMd5REFfz4jSNEKvA= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS9PR01MB12437.jpnprd01.prod.outlook.com (2603:1096:604:2e4::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.36; Fri, 21 Mar 2025 11:00:56 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:00:56 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 05/21] clk: renesas: Add family-specific clock driver for RZ/V2H(P) Date: Fri, 21 Mar 2025 12:00:05 +0100 Message-ID: <20250321110021.3612805-6-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS9PR01MB12437:EE_ X-MS-Office365-Filtering-Correlation-Id: 32d7542b-b97b-4916-91bb-08dd6867a79e X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: xrpDOoexUzLjlolYRvjDT2/n4j9TY1qhXRTbFRPzxsqpkBIYfk6kCDon7QSpoqkNEpfmbs1bC9WQOzxAeJL7EBZsoSYEBIQXLpj1gaDRAPeFtcxuxiEFs5L7PfDJB/f5CBpnH7/Y18zdCTR4MOzRmEUkgYdolnxPGgmaw7a4reGr4b7aknomG6FjORjzI+R01JGeVUto3Ay1DspeKLfjbRHncm+scDviOJLLQU6HBrSHc9ZuGRWNRLNthZUzrJ7DRONrTi79wVF64SkNxgy3w2lSdnbW2QkVSDdBE9SA6tD7cwJ8SSQDP7U+3NkNdAw9KAu1q1ePhGOYcaZplTPX2K4if3UcWaiJNFIbnRvAg8aV29rNgFhD+fCnBqZSHvnAyqKWZVXLMAcyi5y84IwKPEzeI800CZxmSTTj0l9Yla6UATibsJqmPXHJFZboa0DmOU+9o983CrS3MYMp3FtrvH17oV2ukv+lQWDx+v5VnZj+cocSUh2ny8UjQch4AS8jxRCS/0TM4TA9adV8Z3JUK32zV5fqcbr8OUsZLi2EGmdOpOTNa9DyvuZFC4At+GYsN41AVnHFlIIJ6dJycFHkZy/ZH8JV1/+l8r/J+N0CHHkBP5EvPC23rOeW5Wj7IefLpJyTWv6ZuCoDIGxS9uvz6vRHBWmd/6OJIgseolzAi5+/CDOtsBX6KKcnUYii2fLXJaiKQ02TrrVoAXR3WBbUfGGqfr/vgLaFVcGNJeARhOJf0aLgKHYw/5mzoBbmTyaGFzEy3Afe4p2gyicyt8kzPVaENgWL6FQ8aKvUK45HRbXCyWxXYCbIr0zqBVwfK1fqsFiMSbMY8FR4t+PIuFqGpxFL+dfwkvho5HjcDJrhLS0LqNnPuKKrk5/bciAHq2QZCNXOo6STOlr9REbQb1EyvvDP5kSFkkqeg7u0rNMoQd7HmxejObSFFFcpVtAQcWDF1pYxu4Bh7Po1JrTzywDefOYyGt3EBznCCuWPltLjhr65HZ55FrHVgvOpu2shNv9E0et08dYo1lRog4/Fo9dpFTL7/MnCZTXnzd4OBuX3Z1htFZqtYyYzlIgOpBe9139l5WPNbXQMN7jNvDhbDd9k7b/0R3f/wW5pS7Z9oaZR8vlFxP6mgOy+ZP5qk+om5E3aJ4idcFH+fvF1lHh99p92iFXlQghTLUoM39KYByujYTqRJrDjsf0JN7plfJ8jyqke7jt3S08q3gMOJCMF1+oUbpmuuOaHqRVHYUMg1u5EWEhyYFw41TfPKY8gkBi3+befGd3l+bj2i12yg8CbfNaTc+12gD3NkGz5CWYhnQ78uOdfyVgLsqPihYd+SENcKxbbqJjPI7vg9fvyx+L4CMfB3z+Vmbq2vF6VH9ZGJobGN8/UrDlZdkUBPBgs1FxM7RFWIKU/vfsj20zo0R9PPVzvjFpcNsAVk+3GliLZAkR9vidC+esRFXxFq8xBVJhtBANz X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: yEkwjrBTaDE879ne33wowz4OsLkojjqLmJqGUI7y5K0nJC1AskPM6Qtvg5g8AR+tXzgL4BDlI06kuCKar+5UQAmIlbySQ0+ATUHzJYciUXpfrlDZOKT5CyPG2GnQ3uBmt+IikwSjbeDs16RwPTsAuR8SME+BDXa/98cYiHNvQsN5q54BhFoSFHk3AwAPYX9aN0D1jKs7J7Pg9+OY52yB4UkaA6H/43FZtfvWhvxhRDBaDViZY7dhk+0/+1+mvTFeWN5NmXs8zV0yXC8uiIOOHsk4T/ifg06SAiVc2c7ACJ7DDa7Me2zbIirWb2t/QApiiJJ/ej4k/aB6Wzylq5LVY3EHvBLqrq1bphEMr8/A1+YpELoRK8SNICDeWGLSF67ZR/fQV7LRxhEZonVv+arsENj8PE5KiV4GQcLffGRI8gUqDhfLn096xPEmgiKmqD4eARZuHau2Z5BXcIUUYP0cj2XXI8CB5RwWYcDFizY0LfK76TLRHyqZvZHWxOAr8rrrckFfyPTbMo0ilC1R10TDQeQ1mi04IA2h9XM+cHyWCFPW3fffvgHbKcHMawX/+wpqcQz1Rr5bMq0uL4S41jP/Vu9NwMmLuDl0pSsB6sO2XV/bO+NduM1y9vCbuqG/vGoV8X1w9zukd4VIbqw7IqFMl9gA7FfsotMuIP8IOI2vM4CpYlo1bnMuhNx9a5ezAec8kjdjq+4DolGcmItfpfEHZBWoD4szhAu0cFE1vghbSqCNIv9K9nR0ShQLV8IIpmra+6tmAmCe/5DYyigSA46+/TXFccVu40/3+dxhDdl+f+6KGUKe8POugn2h1pfYi+W7JaqRcRJYkTvbMI65s8SbJhwCvgnGm1iUbnYSSoJ1/iHpeejy1jT8mVwS+3cIvu81seluhHU5URuVHe6qGX+pwd3I/8kQHV398jZXzYe6MobQ5Fp/8r04EOPwXpG4OGaitEd4Me+7pHeGlKF/WlJgPoCmY6Ph0kB6MyWJscI4BWPKqs8iqWS1/gvRfsSZvt1aT84Fyi5NlTEaQc2PlCaCHkj0xzOQdDZsBEFWQEwW6psnrYIZ/Nim9ZeW69mYj9m/P83TV5d2vx9sDzP+mW9s1Id1WXS2Pew1+qEvnDAyBWQzk14Bi1qQkvAeiJ9XQkNq+rfAxMCCLqsvjv2O1V5SxUaV2FeyA5JdFNvLYPMMdnguBue/oSzvUnBvFv7JxBvNdNi30Z1+OuII5MRhBJt+H2UpWMiTz7cJB93nom+nkpzpZ/2ITjXo/a0ALhvHqcgz3r7COKdxS/ZCB560UVib3BWht3PIqHt6tzICUClPZWbFSoI1nkmb4Gjd2v5MdYnPkFUHk6cfwEji5Ji3lCqvjcTu8vZKDfqCtQhH+ZDXsEKLb758fzqY3weTnl3I9NOsWNWvIf2fJEpS45EY4d0LBdvB3mj0srlTs2Wrz/3vRuuPKmOIXGTds6+VlzAI+2PLCX2JLKw07VybU22bEStmq5UobaP/5aKtgLPbQot5ap/w5XyPUO3I6RP9aNw8taLEc6Atq/Jz790LINI2XHlzNHpuEI8hV07FGozPj6NwoEoca2OO8gTKv7erFhPLm0dH+jErE8/1Wv8zEK/3Abny9o3lr+Q/sjAad4nvNB2CTaE= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 32d7542b-b97b-4916-91bb-08dd6867a79e X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:00:56.2903 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 4kWcAzmE9nh4cENHW7ts36+gHF8KMrhUDkMcSEBc6+4seWJ55zxmYBbETj+frc4cLwsu8mjMv9qzJYsWac4HBgneCz5uGe6aX51FC/7SOCPl7NKcW1GX7ZRzDEocTW/m X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS9PR01MB12437 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:00:59 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18312 From: Lad Prabhakar commit dd22e56217495e2d392ded86a1e11a908e424e64 upstream. Add family-specific clock driver for RZ/V2H(P) SoCs. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20240729202645.263525-3-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/Kconfig | 4 + drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/rzv2h-cpg.c | 684 ++++++++++++++++++++++++++++++++ drivers/clk/renesas/rzv2h-cpg.h | 149 +++++++ 4 files changed, 838 insertions(+) create mode 100644 drivers/clk/renesas/rzv2h-cpg.c create mode 100644 drivers/clk/renesas/rzv2h-cpg.h diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 04593172392e..5bb7ce115d74 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -228,6 +228,10 @@ config CLK_RENESAS_VBATTB depends on ARCH_RZG2L || COMPILE_TEST select RESET_CONTROLLER +config CLK_RZV2H + bool "RZ/V2H(P) family clock support" if COMPILE_TEST + select RESET_CONTROLLER + # Generic config CLK_RENESAS_CPG_MSSR bool "CPG/MSSR clock support" if COMPILE_TEST diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index 46bdcbcbf183..20fee1e834dc 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -45,6 +45,7 @@ obj-$(CONFIG_CLK_RCAR_GEN3_CPG) += rcar-gen3-cpg.o obj-$(CONFIG_CLK_RCAR_GEN4_CPG) += rcar-gen4-cpg.o obj-$(CONFIG_CLK_RCAR_USB2_CLOCK_SEL) += rcar-usb2-clock-sel.o obj-$(CONFIG_CLK_RZG2L) += rzg2l-cpg.o +obj-$(CONFIG_CLK_RZV2H) += rzv2h-cpg.o # Generic obj-$(CONFIG_CLK_RENESAS_CPG_MSSR) += renesas-cpg-mssr.o diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cpg.c new file mode 100644 index 000000000000..9a568020f61f --- /dev/null +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -0,0 +1,684 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/V2H(P) Clock Pulse Generator + * + * Copyright (C) 2024 Renesas Electronics Corp. + * + * Based on rzg2l-cpg.c + * + * Copyright (C) 2015 Glider bvba + * Copyright (C) 2013 Ideas On Board SPRL + * Copyright (C) 2015 Renesas Electronics Corp. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +#include "rzv2h-cpg.h" + +#ifdef DEBUG +#define WARN_DEBUG(x) WARN_ON(x) +#else +#define WARN_DEBUG(x) do { } while (0) +#endif + +#define GET_CLK_ON_OFFSET(x) (0x600 + ((x) * 4)) +#define GET_CLK_MON_OFFSET(x) (0x800 + ((x) * 4)) +#define GET_RST_OFFSET(x) (0x900 + ((x) * 4)) +#define GET_RST_MON_OFFSET(x) (0xA00 + ((x) * 4)) + +#define KDIV(val) ((s16)FIELD_GET(GENMASK(31, 16), (val))) +#define MDIV(val) FIELD_GET(GENMASK(15, 6), (val)) +#define PDIV(val) FIELD_GET(GENMASK(5, 0), (val)) +#define SDIV(val) FIELD_GET(GENMASK(2, 0), (val)) + +#define GET_MOD_CLK_ID(base, index, bit) \ + ((base) + ((((index) * (16))) + (bit))) + +/** + * struct rzv2h_cpg_priv - Clock Pulse Generator Private Data + * + * @dev: CPG device + * @base: CPG register block base address + * @clks: Array containing all Core and Module Clocks + * @num_core_clks: Number of Core Clocks in clks[] + * @num_mod_clks: Number of Module Clocks in clks[] + * @resets: Array of resets + * @num_resets: Number of Module Resets in info->resets[] + * @last_dt_core_clk: ID of the last Core Clock exported to DT + * @rcdev: Reset controller entity + */ +struct rzv2h_cpg_priv { + struct device *dev; + void __iomem *base; + + struct clk **clks; + unsigned int num_core_clks; + unsigned int num_mod_clks; + struct rzv2h_reset *resets; + unsigned int num_resets; + unsigned int last_dt_core_clk; + + struct reset_controller_dev rcdev; +}; + +#define rcdev_to_priv(x) container_of(x, struct rzv2h_cpg_priv, rcdev) + +struct pll_clk { + struct rzv2h_cpg_priv *priv; + void __iomem *base; + struct clk_hw hw; + unsigned int conf; + unsigned int type; +}; + +#define to_pll(_hw) container_of(_hw, struct pll_clk, hw) + +/** + * struct mod_clock - Module clock + * + * @priv: CPG private data + * @hw: handle between common and hardware-specific interfaces + * @on_index: register offset + * @on_bit: ON/MON bit + * @mon_index: monitor register offset + * @mon_bit: montor bit + */ +struct mod_clock { + struct rzv2h_cpg_priv *priv; + struct clk_hw hw; + u8 on_index; + u8 on_bit; + s8 mon_index; + u8 mon_bit; +}; + +#define to_mod_clock(_hw) container_of(_hw, struct mod_clock, hw) + +static unsigned long rzv2h_cpg_pll_clk_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct pll_clk *pll_clk = to_pll(hw); + struct rzv2h_cpg_priv *priv = pll_clk->priv; + unsigned int clk1, clk2; + u64 rate; + + if (!PLL_CLK_ACCESS(pll_clk->conf)) + return 0; + + clk1 = readl(priv->base + PLL_CLK1_OFFSET(pll_clk->conf)); + clk2 = readl(priv->base + PLL_CLK2_OFFSET(pll_clk->conf)); + + rate = mul_u64_u32_shr(parent_rate, (MDIV(clk1) << 16) + KDIV(clk1), + 16 + SDIV(clk2)); + + return DIV_ROUND_CLOSEST_ULL(rate, PDIV(clk1)); +} + +static const struct clk_ops rzv2h_cpg_pll_ops = { + .recalc_rate = rzv2h_cpg_pll_clk_recalc_rate, +}; + +static struct clk * __init +rzv2h_cpg_pll_clk_register(const struct cpg_core_clk *core, + struct rzv2h_cpg_priv *priv, + const struct clk_ops *ops) +{ + void __iomem *base = priv->base; + struct device *dev = priv->dev; + struct clk_init_data init; + const struct clk *parent; + const char *parent_name; + struct pll_clk *pll_clk; + int ret; + + parent = priv->clks[core->parent]; + if (IS_ERR(parent)) + return ERR_CAST(parent); + + pll_clk = devm_kzalloc(dev, sizeof(*pll_clk), GFP_KERNEL); + if (!pll_clk) + return ERR_PTR(-ENOMEM); + + parent_name = __clk_get_name(parent); + init.name = core->name; + init.ops = ops; + init.flags = 0; + init.parent_names = &parent_name; + init.num_parents = 1; + + pll_clk->hw.init = &init; + pll_clk->conf = core->conf; + pll_clk->base = base; + pll_clk->priv = priv; + pll_clk->type = core->type; + + ret = devm_clk_hw_register(dev, &pll_clk->hw); + if (ret) + return ERR_PTR(ret); + + return pll_clk->hw.clk; +} + +static struct clk +*rzv2h_cpg_clk_src_twocell_get(struct of_phandle_args *clkspec, + void *data) +{ + unsigned int clkidx = clkspec->args[1]; + struct rzv2h_cpg_priv *priv = data; + struct device *dev = priv->dev; + const char *type; + struct clk *clk; + + switch (clkspec->args[0]) { + case CPG_CORE: + type = "core"; + if (clkidx > priv->last_dt_core_clk) { + dev_err(dev, "Invalid %s clock index %u\n", type, clkidx); + return ERR_PTR(-EINVAL); + } + clk = priv->clks[clkidx]; + break; + + case CPG_MOD: + type = "module"; + if (clkidx >= priv->num_mod_clks) { + dev_err(dev, "Invalid %s clock index %u\n", type, clkidx); + return ERR_PTR(-EINVAL); + } + clk = priv->clks[priv->num_core_clks + clkidx]; + break; + + default: + dev_err(dev, "Invalid CPG clock type %u\n", clkspec->args[0]); + return ERR_PTR(-EINVAL); + } + + if (IS_ERR(clk)) + dev_err(dev, "Cannot get %s clock %u: %ld", type, clkidx, + PTR_ERR(clk)); + else + dev_dbg(dev, "clock (%u, %u) is %pC at %lu Hz\n", + clkspec->args[0], clkspec->args[1], clk, + clk_get_rate(clk)); + return clk; +} + +static void __init +rzv2h_cpg_register_core_clk(const struct cpg_core_clk *core, + struct rzv2h_cpg_priv *priv) +{ + struct clk *clk = ERR_PTR(-EOPNOTSUPP), *parent; + unsigned int id = core->id, div = core->div; + struct device *dev = priv->dev; + const char *parent_name; + struct clk_hw *clk_hw; + + WARN_DEBUG(id >= priv->num_core_clks); + WARN_DEBUG(PTR_ERR(priv->clks[id]) != -ENOENT); + + switch (core->type) { + case CLK_TYPE_IN: + clk = of_clk_get_by_name(priv->dev->of_node, core->name); + break; + case CLK_TYPE_FF: + WARN_DEBUG(core->parent >= priv->num_core_clks); + parent = priv->clks[core->parent]; + if (IS_ERR(parent)) { + clk = parent; + goto fail; + } + + parent_name = __clk_get_name(parent); + clk_hw = devm_clk_hw_register_fixed_factor(dev, core->name, + parent_name, CLK_SET_RATE_PARENT, + core->mult, div); + if (IS_ERR(clk_hw)) + clk = ERR_CAST(clk_hw); + else + clk = clk_hw->clk; + break; + case CLK_TYPE_PLL: + clk = rzv2h_cpg_pll_clk_register(core, priv, &rzv2h_cpg_pll_ops); + break; + default: + goto fail; + } + + if (IS_ERR_OR_NULL(clk)) + goto fail; + + dev_dbg(dev, "Core clock %pC at %lu Hz\n", clk, clk_get_rate(clk)); + priv->clks[id] = clk; + return; + +fail: + dev_err(dev, "Failed to register core clock %s: %ld\n", + core->name, PTR_ERR(clk)); +} + +static int rzv2h_mod_clock_endisable(struct clk_hw *hw, bool enable) +{ + struct mod_clock *clock = to_mod_clock(hw); + unsigned int reg = GET_CLK_ON_OFFSET(clock->on_index); + struct rzv2h_cpg_priv *priv = clock->priv; + u32 bitmask = BIT(clock->on_bit); + struct device *dev = priv->dev; + u32 value; + int error; + + dev_dbg(dev, "CLK_ON 0x%x/%pC %s\n", reg, hw->clk, + enable ? "ON" : "OFF"); + + value = bitmask << 16; + if (enable) + value |= bitmask; + + writel(value, priv->base + reg); + + if (!enable || clock->mon_index < 0) + return 0; + + reg = GET_CLK_MON_OFFSET(clock->mon_index); + bitmask = BIT(clock->mon_bit); + error = readl_poll_timeout_atomic(priv->base + reg, value, + value & bitmask, 0, 10); + if (error) + dev_err(dev, "Failed to enable CLK_ON %p\n", + priv->base + reg); + + return error; +} + +static int rzv2h_mod_clock_enable(struct clk_hw *hw) +{ + return rzv2h_mod_clock_endisable(hw, true); +} + +static void rzv2h_mod_clock_disable(struct clk_hw *hw) +{ + rzv2h_mod_clock_endisable(hw, false); +} + +static int rzv2h_mod_clock_is_enabled(struct clk_hw *hw) +{ + struct mod_clock *clock = to_mod_clock(hw); + struct rzv2h_cpg_priv *priv = clock->priv; + u32 bitmask; + u32 offset; + + if (clock->mon_index >= 0) { + offset = GET_CLK_MON_OFFSET(clock->mon_index); + bitmask = BIT(clock->mon_bit); + } else { + offset = GET_CLK_ON_OFFSET(clock->on_index); + bitmask = BIT(clock->on_bit); + } + + return readl(priv->base + offset) & bitmask; +} + +static const struct clk_ops rzv2h_mod_clock_ops = { + .enable = rzv2h_mod_clock_enable, + .disable = rzv2h_mod_clock_disable, + .is_enabled = rzv2h_mod_clock_is_enabled, +}; + +static void __init +rzv2h_cpg_register_mod_clk(const struct rzv2h_mod_clk *mod, + struct rzv2h_cpg_priv *priv) +{ + struct mod_clock *clock = NULL; + struct device *dev = priv->dev; + struct clk_init_data init; + struct clk *parent, *clk; + const char *parent_name; + unsigned int id; + int ret; + + id = GET_MOD_CLK_ID(priv->num_core_clks, mod->on_index, mod->on_bit); + WARN_DEBUG(id >= priv->num_core_clks + priv->num_mod_clks); + WARN_DEBUG(mod->parent >= priv->num_core_clks + priv->num_mod_clks); + WARN_DEBUG(PTR_ERR(priv->clks[id]) != -ENOENT); + + parent = priv->clks[mod->parent]; + if (IS_ERR(parent)) { + clk = parent; + goto fail; + } + + clock = devm_kzalloc(dev, sizeof(*clock), GFP_KERNEL); + if (!clock) { + clk = ERR_PTR(-ENOMEM); + goto fail; + } + + init.name = mod->name; + init.ops = &rzv2h_mod_clock_ops; + init.flags = CLK_SET_RATE_PARENT; + if (mod->critical) + init.flags |= CLK_IS_CRITICAL; + + parent_name = __clk_get_name(parent); + init.parent_names = &parent_name; + init.num_parents = 1; + + clock->on_index = mod->on_index; + clock->on_bit = mod->on_bit; + clock->mon_index = mod->mon_index; + clock->mon_bit = mod->mon_bit; + clock->priv = priv; + clock->hw.init = &init; + + ret = devm_clk_hw_register(dev, &clock->hw); + if (ret) { + clk = ERR_PTR(ret); + goto fail; + } + + priv->clks[id] = clock->hw.clk; + + return; + +fail: + dev_err(dev, "Failed to register module clock %s: %ld\n", + mod->name, PTR_ERR(clk)); +} + +static int rzv2h_cpg_assert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + struct rzv2h_cpg_priv *priv = rcdev_to_priv(rcdev); + unsigned int reg = GET_RST_OFFSET(priv->resets[id].reset_index); + u32 mask = BIT(priv->resets[id].reset_bit); + u8 monbit = priv->resets[id].mon_bit; + u32 value = mask << 16; + + dev_dbg(rcdev->dev, "assert id:%ld offset:0x%x\n", id, reg); + + writel(value, priv->base + reg); + + reg = GET_RST_MON_OFFSET(priv->resets[id].mon_index); + mask = BIT(monbit); + + return readl_poll_timeout_atomic(priv->base + reg, value, + value & mask, 10, 200); +} + +static int rzv2h_cpg_deassert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + struct rzv2h_cpg_priv *priv = rcdev_to_priv(rcdev); + unsigned int reg = GET_RST_OFFSET(priv->resets[id].reset_index); + u32 mask = BIT(priv->resets[id].reset_bit); + u8 monbit = priv->resets[id].mon_bit; + u32 value = (mask << 16) | mask; + + dev_dbg(rcdev->dev, "deassert id:%ld offset:0x%x\n", id, reg); + + writel(value, priv->base + reg); + + reg = GET_RST_MON_OFFSET(priv->resets[id].mon_index); + mask = BIT(monbit); + + return readl_poll_timeout_atomic(priv->base + reg, value, + !(value & mask), 10, 200); +} + +static int rzv2h_cpg_reset(struct reset_controller_dev *rcdev, + unsigned long id) +{ + int ret; + + ret = rzv2h_cpg_assert(rcdev, id); + if (ret) + return ret; + + return rzv2h_cpg_deassert(rcdev, id); +} + +static int rzv2h_cpg_status(struct reset_controller_dev *rcdev, + unsigned long id) +{ + struct rzv2h_cpg_priv *priv = rcdev_to_priv(rcdev); + unsigned int reg = GET_RST_MON_OFFSET(priv->resets[id].mon_index); + u8 monbit = priv->resets[id].mon_bit; + + return !!(readl(priv->base + reg) & BIT(monbit)); +} + +static const struct reset_control_ops rzv2h_cpg_reset_ops = { + .reset = rzv2h_cpg_reset, + .assert = rzv2h_cpg_assert, + .deassert = rzv2h_cpg_deassert, + .status = rzv2h_cpg_status, +}; + +static int rzv2h_cpg_reset_xlate(struct reset_controller_dev *rcdev, + const struct of_phandle_args *reset_spec) +{ + struct rzv2h_cpg_priv *priv = rcdev_to_priv(rcdev); + unsigned int id = reset_spec->args[0]; + u8 rst_index = id / 16; + u8 rst_bit = id % 16; + unsigned int i; + + for (i = 0; i < rcdev->nr_resets; i++) { + if (rst_index == priv->resets[i].reset_index && + rst_bit == priv->resets[i].reset_bit) + return i; + } + + return -EINVAL; +} + +static int rzv2h_cpg_reset_controller_register(struct rzv2h_cpg_priv *priv) +{ + priv->rcdev.ops = &rzv2h_cpg_reset_ops; + priv->rcdev.of_node = priv->dev->of_node; + priv->rcdev.dev = priv->dev; + priv->rcdev.of_reset_n_cells = 1; + priv->rcdev.of_xlate = rzv2h_cpg_reset_xlate; + priv->rcdev.nr_resets = priv->num_resets; + + return devm_reset_controller_register(priv->dev, &priv->rcdev); +} + +/** + * struct rzv2h_cpg_pd - RZ/V2H power domain data structure + * @priv: pointer to CPG private data structure + * @genpd: generic PM domain + */ +struct rzv2h_cpg_pd { + struct rzv2h_cpg_priv *priv; + struct generic_pm_domain genpd; +}; + +static int rzv2h_cpg_attach_dev(struct generic_pm_domain *domain, struct device *dev) +{ + struct device_node *np = dev->of_node; + struct of_phandle_args clkspec; + bool once = true; + struct clk *clk; + int error; + int i = 0; + + while (!of_parse_phandle_with_args(np, "clocks", "#clock-cells", i, + &clkspec)) { + if (once) { + once = false; + error = pm_clk_create(dev); + if (error) { + of_node_put(clkspec.np); + goto err; + } + } + clk = of_clk_get_from_provider(&clkspec); + of_node_put(clkspec.np); + if (IS_ERR(clk)) { + error = PTR_ERR(clk); + goto fail_destroy; + } + + error = pm_clk_add_clk(dev, clk); + if (error) { + dev_err(dev, "pm_clk_add_clk failed %d\n", + error); + goto fail_put; + } + i++; + } + + return 0; + +fail_put: + clk_put(clk); + +fail_destroy: + pm_clk_destroy(dev); +err: + return error; +} + +static void rzv2h_cpg_detach_dev(struct generic_pm_domain *unused, struct device *dev) +{ + if (!pm_clk_no_clocks(dev)) + pm_clk_destroy(dev); +} + +static void rzv2h_cpg_genpd_remove_simple(void *data) +{ + pm_genpd_remove(data); +} + +static int __init rzv2h_cpg_add_pm_domains(struct rzv2h_cpg_priv *priv) +{ + struct device *dev = priv->dev; + struct device_node *np = dev->of_node; + struct rzv2h_cpg_pd *pd; + int ret; + + pd = devm_kzalloc(dev, sizeof(*pd), GFP_KERNEL); + if (!pd) + return -ENOMEM; + + pd->genpd.name = np->name; + pd->priv = priv; + pd->genpd.flags |= GENPD_FLAG_ALWAYS_ON | GENPD_FLAG_PM_CLK | GENPD_FLAG_ACTIVE_WAKEUP; + pd->genpd.attach_dev = rzv2h_cpg_attach_dev; + pd->genpd.detach_dev = rzv2h_cpg_detach_dev; + ret = pm_genpd_init(&pd->genpd, &pm_domain_always_on_gov, false); + if (ret) + return ret; + + ret = devm_add_action_or_reset(dev, rzv2h_cpg_genpd_remove_simple, &pd->genpd); + if (ret) + return ret; + + return of_genpd_add_provider_simple(np, &pd->genpd); +} + +static void rzv2h_cpg_del_clk_provider(void *data) +{ + of_clk_del_provider(data); +} + +static int __init rzv2h_cpg_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct device_node *np = dev->of_node; + const struct rzv2h_cpg_info *info; + struct rzv2h_cpg_priv *priv; + unsigned int nclks, i; + struct clk **clks; + int error; + + info = of_device_get_match_data(dev); + + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->dev = dev; + + priv->base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->base)) + return PTR_ERR(priv->base); + + nclks = info->num_total_core_clks + info->num_hw_mod_clks; + clks = devm_kmalloc_array(dev, nclks, sizeof(*clks), GFP_KERNEL); + if (!clks) + return -ENOMEM; + + priv->resets = devm_kmemdup(dev, info->resets, sizeof(*info->resets) * + info->num_resets, GFP_KERNEL); + if (!priv->resets) + return -ENOMEM; + + dev_set_drvdata(dev, priv); + priv->clks = clks; + priv->num_core_clks = info->num_total_core_clks; + priv->num_mod_clks = info->num_hw_mod_clks; + priv->last_dt_core_clk = info->last_dt_core_clk; + priv->num_resets = info->num_resets; + + for (i = 0; i < nclks; i++) + clks[i] = ERR_PTR(-ENOENT); + + for (i = 0; i < info->num_core_clks; i++) + rzv2h_cpg_register_core_clk(&info->core_clks[i], priv); + + for (i = 0; i < info->num_mod_clks; i++) + rzv2h_cpg_register_mod_clk(&info->mod_clks[i], priv); + + error = of_clk_add_provider(np, rzv2h_cpg_clk_src_twocell_get, priv); + if (error) + return error; + + error = devm_add_action_or_reset(dev, rzv2h_cpg_del_clk_provider, np); + if (error) + return error; + + error = rzv2h_cpg_add_pm_domains(priv); + if (error) + return error; + + error = rzv2h_cpg_reset_controller_register(priv); + if (error) + return error; + + return 0; +} + +static const struct of_device_id rzv2h_cpg_match[] = { + { /* sentinel */ } +}; + +static struct platform_driver rzv2h_cpg_driver = { + .driver = { + .name = "rzv2h-cpg", + .of_match_table = rzv2h_cpg_match, + }, +}; + +static int __init rzv2h_cpg_init(void) +{ + return platform_driver_probe(&rzv2h_cpg_driver, rzv2h_cpg_probe); +} + +subsys_initcall(rzv2h_cpg_init); + +MODULE_DESCRIPTION("Renesas RZ/V2H CPG Driver"); diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h new file mode 100644 index 000000000000..ab6beaa50296 --- /dev/null +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -0,0 +1,149 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Renesas RZ/V2H(P) Clock Pulse Generator + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ + +#ifndef __RENESAS_RZV2H_CPG_H__ +#define __RENESAS_RZV2H_CPG_H__ + +/** + * Definitions of CPG Core Clocks + * + * These include: + * - Clock outputs exported to DT + * - External input clocks + * - Internal CPG clocks + */ +struct cpg_core_clk { + const char *name; + unsigned int id; + unsigned int parent; + unsigned int div; + unsigned int mult; + unsigned int type; + unsigned int conf; +}; + +enum clk_types { + /* Generic */ + CLK_TYPE_IN, /* External Clock Input */ + CLK_TYPE_FF, /* Fixed Factor Clock */ + CLK_TYPE_PLL, +}; + +/* BIT(31) indicates if CLK1/2 are accessible or not */ +#define PLL_CONF(n) (BIT(31) | ((n) & ~GENMASK(31, 16))) +#define PLL_CLK_ACCESS(n) ((n) & BIT(31) ? 1 : 0) +#define PLL_CLK1_OFFSET(n) ((n) & ~GENMASK(31, 16)) +#define PLL_CLK2_OFFSET(n) (((n) & ~GENMASK(31, 16)) + (0x4)) + +#define DEF_TYPE(_name, _id, _type...) \ + { .name = _name, .id = _id, .type = _type } +#define DEF_BASE(_name, _id, _type, _parent...) \ + DEF_TYPE(_name, _id, _type, .parent = _parent) +#define DEF_PLL(_name, _id, _parent, _conf) \ + DEF_TYPE(_name, _id, CLK_TYPE_PLL, .parent = _parent, .conf = _conf) +#define DEF_INPUT(_name, _id) \ + DEF_TYPE(_name, _id, CLK_TYPE_IN) +#define DEF_FIXED(_name, _id, _parent, _mult, _div) \ + DEF_BASE(_name, _id, CLK_TYPE_FF, _parent, .div = _div, .mult = _mult) + +/** + * struct rzv2h_mod_clk - Module Clocks definitions + * + * @name: handle between common and hardware-specific interfaces + * @parent: id of parent clock + * @critical: flag to indicate the clock is critical + * @on_index: control register index + * @on_bit: ON bit + * @mon_index: monitor register index + * @mon_bit: monitor bit + */ +struct rzv2h_mod_clk { + const char *name; + u16 parent; + bool critical; + u8 on_index; + u8 on_bit; + s8 mon_index; + u8 mon_bit; +}; + +#define DEF_MOD_BASE(_name, _parent, _critical, _onindex, _onbit, _monindex, _monbit) \ + { \ + .name = (_name), \ + .parent = (_parent), \ + .critical = (_critical), \ + .on_index = (_onindex), \ + .on_bit = (_onbit), \ + .mon_index = (_monindex), \ + .mon_bit = (_monbit), \ + } + +#define DEF_MOD(_name, _parent, _onindex, _onbit, _monindex, _monbit) \ + DEF_MOD_BASE(_name, _parent, false, _onindex, _onbit, _monindex, _monbit) + +#define DEF_MOD_CRITICAL(_name, _parent, _onindex, _onbit, _monindex, _monbit) \ + DEF_MOD_BASE(_name, _parent, true, _onindex, _onbit, _monindex, _monbit) + +/** + * struct rzv2h_reset - Reset definitions + * + * @reset_index: reset register index + * @reset_bit: reset bit + * @mon_index: monitor register index + * @mon_bit: monitor bit + */ +struct rzv2h_reset { + u8 reset_index; + u8 reset_bit; + u8 mon_index; + u8 mon_bit; +}; + +#define DEF_RST_BASE(_resindex, _resbit, _monindex, _monbit) \ + { \ + .reset_index = (_resindex), \ + .reset_bit = (_resbit), \ + .mon_index = (_monindex), \ + .mon_bit = (_monbit), \ + } + +#define DEF_RST(_resindex, _resbit, _monindex, _monbit) \ + DEF_RST_BASE(_resindex, _resbit, _monindex, _monbit) + +/** + * struct rzv2h_cpg_info - SoC-specific CPG Description + * + * @core_clks: Array of Core Clock definitions + * @num_core_clks: Number of entries in core_clks[] + * @last_dt_core_clk: ID of the last Core Clock exported to DT + * @num_total_core_clks: Total number of Core Clocks (exported + internal) + * + * @mod_clks: Array of Module Clock definitions + * @num_mod_clks: Number of entries in mod_clks[] + * @num_hw_mod_clks: Number of Module Clocks supported by the hardware + * + * @resets: Array of Module Reset definitions + * @num_resets: Number of entries in resets[] + */ +struct rzv2h_cpg_info { + /* Core Clocks */ + const struct cpg_core_clk *core_clks; + unsigned int num_core_clks; + unsigned int last_dt_core_clk; + unsigned int num_total_core_clks; + + /* Module Clocks */ + const struct rzv2h_mod_clk *mod_clks; + unsigned int num_mod_clks; + unsigned int num_hw_mod_clks; + + /* Resets */ + const struct rzv2h_reset *resets; + unsigned int num_resets; +}; + +#endif /* __RENESAS_RZV2H_CPG_H__ */ From patchwork Fri Mar 21 11:00:06 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025255 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C7EC2C36007 for ; Fri, 21 Mar 2025 11:01:09 +0000 (UTC) Received: from OS0P286CU011.outbound.protection.outlook.com (OS0P286CU011.outbound.protection.outlook.com [52.101.228.39]) by mx.groups.io with SMTP id smtpd.web10.18681.1742554862145207140 for ; Fri, 21 Mar 2025 04:01:02 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=Fjhps9QH; spf=pass (domain: bp.renesas.com, ip: 52.101.228.39, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=YBQ2LhcNHQXzxg5oqBqbn7JoCWonJmJDxO8a2gCrGTIqscGxEdgD1dVDSGZOB+ieTUV89ryAQCVwUESMQgIa63kwEqSl1owI3YhOB+tO6uVyBCkgHTnzZuqaOmyBEjJWEXxPfecxVL7/fg3k5YaEBym4t91Yk697smhJNMU7Y9Ix/prWZ2am0y989iEZ2TW0kM1KFxbpdiPPzK7q/pg2Ys0FbtmjZbtdl20vZchnUsCVrvwloFUXJpS7WcqaehuLn5fRA4fSYbX+WZRzINlJ/VflF79noi+blhRIqiwrJCf88rBTr4/SwjHiXDDuwVbfOKO2WZoA4feq/Y/BYBg9RQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=XPnjlWHSLHS3pD2+7IsH6+QbiuRFsybMbbFYPsqcO4M=; b=yA2qBs5UsIU5YjPG8w/9XI7DdGMu7H6NPJbA7dm/ECnDvzYyEcH38i5uRK+oVQFHGOTJSydE0U31tLUVbRSvdO4q5KoVWSdyoTiFiN7pOdh0gbqHWQa9WLirgslKlalK4EOqR+XPwQ1+THX3nMh20YUtDGNMFeE2hQbqi7ieLgUWRYThvwXp84096lrGLow/2hKAxcmZOCuJGvIsDsd3PSWsmAwKHDwnTOf0WriWjHZ5ykPdgP7l70SZTzlcEtMcmx8jrPrljJ++ixrtqbCG0t3JEhOQ32l1PWJUVa0HTfJJbkQ/oM8BET+Mebt27JngMddJizDWUu0eR6BA3cjYlA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=XPnjlWHSLHS3pD2+7IsH6+QbiuRFsybMbbFYPsqcO4M=; b=Fjhps9QH6S2p0c0wy2uJC8wqp+Z/zMApNB3TEOnCOUN1VqiBuxzZE8/Pbzn0jwLYQGLOTrez8CVrYntKtFTieC70m5ZmxyoXZLvUd5m1ms0SCTrfQldwInaf0k/WJCxmDL3XjOFCiCl+dBKrAB7p+ocerXn7lNJ6rJYflt7l2mI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS9PR01MB12437.jpnprd01.prod.outlook.com (2603:1096:604:2e4::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.36; Fri, 21 Mar 2025 11:00:59 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:00:59 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 06/21] clk: renesas: Add RZ/V2H(P) CPG driver Date: Fri, 21 Mar 2025 12:00:06 +0100 Message-ID: <20250321110021.3612805-7-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS9PR01MB12437:EE_ X-MS-Office365-Filtering-Correlation-Id: 57dd9442-e35d-4f1e-1863-08dd6867a95c X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: rmpOs4fyWPb+PqbimFN3AG8taTcO06x0uepb6G0YwuMWS/MJRYNAdh4Q7zgYYnZfR0bhKgupY7MVTi1uJbb6ytOuL9Nv/hD/KYHBy3VzCJZ6pUEt3on7miHnrL4wIxbBYX1xn4KeWK6sTonfBonhpDDb/JIC2e78hkk7Boxlbd3nUHp3Naz93CH5UEC7kTOTyR0GWJUxK5O4ygW+FuSd6SFwkVRLWd5XsC/5hH2B8dlSq5r4mesK9/ZV5qZtGLHwBPiEWxFf9Yq3tlmiftFJARDV9JQPfHHlM77qgCGr8v2uy6IBuIAvgH3WLC0Vk4MZf/lbbIS+AXJSWsHIUkPvFYBQPaXQl75v/U/3BzPd6CWn/mEgZ+XvhGs3Cp8SZjeLsmYx95IjwmpBn3XTdEwPhHWH1viQgOuWgr+0gYTY5QEmg/2ff4OsyEmFpIjAwaaTs32O2BmHIlmxc8O1KsTFfplLYzaGxqFRsC5M0ICGHoVB9mkWV8JD75ptfO8iS3AxsTCQjcy3xUy06MlJKo4l3EAyGCdXiTJ6FkKX7UaCLlkpWs+/3VCZ3gCOGCfmLc49jmEtpE4HhzzBfSJ2lQEEPHPEOTeZkmNBGm4M3VOlRNBFZKBFIgtXPXsAun6wh2Ubw8FTragMXlwujpXXCv7G36W5mS9yha4KEh3/JBugQh1oezsabfBu+Nv4gQv2DifXta59TmuPurbeUkbwLfXlroHuHumaT9Ak8i/4IgwscW7kfuyqKpuxSA/ApuqNohtN+AN1yZXSECuZnwSGhZgDJllnBc8oQGjLiC9Bd5MUhohL0tR0oteCBQ+i+DXiibJiR0Q49L5OA5lTcsX4fbkQ1VFF/hLq8vUESH6CrZX+id3u5IJZR5HW/emAJwPjIOZ9QjtEmMtD6/MnYk5OAQ0tPAmR53tXD4/nWXWm2ADN7YfqnpxrG7LQNMA4bfs4WiBqkTrbq5vURz7qeDL5V8gBi7Xezdy3e1JjK8ebK5OV6lYC4HCV3UrSTccUu34GnkSv6PPmVA1WL9w0XSsmIbQhlA97aKatQsAiaQXgFQhqh0pTkZRjWeiQaCRky6dvRnoDLPShnsHWC9NtB9yQlGpYUbh7wKm2fup9H3V30irG42PnB2y5LV3UMjKAoaX/T1zlg6th+MO8K6ZOBfUV/MoF4vmEy1uPBxIsCYJOKuIKz0IR/cPAjMt6AL29blU26gAccVeT6yu5XMcIoUlVno0gPuEjqLCbLsrNSJ2kJIzal1MA90LJfBXnYm4tp/AQ6r1Ux7+O+sKCoexNlCo7e4uM/GtrOzyhcZmiCkl+9Ol1MdsK9hAOEQ2sGaA/LDEWRwNcwPBEVjWSmeuKWhXoYyz4torv3U87otW9CP01fgRdqWLg05us4fxoTLeF67akFZNU+EsgGNXLyF+8NqLudIEUFrB+ANIbM+d/3Hr5QHMofW3hDgf4YvgHo3k3AooNmT84 X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: V53qRi9qlh/h1ST60fdoSPuCZqYRIBCrTdIV/Fe1E1LytntQFh+nPMkWXR8/v66wtXmLRZX8hrWhMnbmdQODT51dPlhqeCoiTz2cimJu25BGU+B+rSzKlajAFRFts35FIB8AL0aBUTh7VONPqj2orZR9upxjzIJFql1nvz6Z7IbO/D1Ew3j3nQ/4FGicqMGwATB7FweDLnvUGFenAAVbSKewEmB0MOg1CCale5J0/QycMxx0Gy9qsreqtClNz1hxciqyyPDyFmVQ6p1bKY6zEZaPzHVZP9Ll3CY0lNJyWofo+s0ZgKQ59jgg9i8hulf5QgMOkFALNG8rDPvSeJNv55ujSdcDUTcKOc+E90OCsE1+zks8j1PXFVTJ+cIYfUPzSoSKpmzH3CywivgDYMnNy7Gr2qwVQE4DhmO4z6FtuKsyiUakJ1OAF6WX+SctUIlxMOoD+eu/VVLusV47HHWENk9v69+XiZO3CvXDri+9BQLJKGzKW7Q/D4MdkR3TbdcRBdITFJUwvC1uJUQNfGhpl3LVaI3gM96ljo6yNFuFyYfRjmjSFLAZocbGpl/njNj54TT0vTupXQ00xRcyG9V4ztBYO6mvRbdd91k7xp6LI88uPJ+i/135UwILsHiZKVZnSWV16O3cigP2MQGYVD6BmYDMtdzGLEF1hkoJVpbjt619RwnGATre7n+5KyzivBY8XDfUG+vQj0SxO+vh8o+gzWmVkaD0u7+eksxsX0ReWwGEt3/dCtghVqwh+zJNKu8IIR/G0leccSzx7iqE7zaCLVmHOctvawnhtqdDUthbrLTV+S5xoAeQgDr0M0Z8Lk+7dnaJn/8nawasGpjULoyTRF9/zbPD/I0pmvUJpWHoj+ejc1IGq53jY9+Qq/KCf/nLUXqpd/xaLwzencf9hMckOLSkFY4i1FRMpjzecjBA/Uvb657FQILUEyfWjfOb8lXEKy8NoWqNpBh1jc8CYmqp5hprNMD/lojJeoP+4lXkOVgOF6JB2Avk5EhDncWsoPYtz1jF6svk30rX1a5FTIBPS+jMSDUfGz/e/gySCo8z1CXhBDZBRf6zY2L5AOp66+C8CdY5u5jBqAS8pq5H5/qdagK8z7ObVx5o7lmOaC8IRlqOIHo6p75RF2m4M9j9ku6q6jgRGNQQi7A7rr/VGoWEXNON09yV5+8jPUD9czO22keemf0YeBmuBNfPw0pMp3NpbOSBPYkvkCDuSjmq1znFnXQW/dLMNVrhDQWQXpVOjcdAbbguyX7GHxzW6tFaR5aCFV3XfB90cgDqD/dXEmfaTkizw5AERGwwm3kFy+pW335IoGLGCJ++267GtgtzKnEEsOea9Amnavw80gw+p+HkFqW7LpV3SoQPCDukRGF2plKGyheDXa9+zxX2UbpQbG6vExZIKwAzBy/KjaKIXoFG6gRbpXYyo8b1MddNoDk16QMdyk6USWaNij0RMzBBt9GAk6wq7E8toGPGg76RIcSv0L78L/18XGmXuuMK31m/uRHw/2xX7hZ9d6FD2MyD6xCLlGk7C359NphC6hBj1hBc5Ejd0fT/igLh6tNZ1KLssz3QdMJbWvfO762SdArNuvoCrKHUo/gKAqPstwHHGOEhK0joAR/7qdBjOmsDVoZdfgs= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 57dd9442-e35d-4f1e-1863-08dd6867a95c X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:00:59.2124 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 3Ge1GHr935StJbwTHkrOygANAYzA6smsJM4BhVwoBoIXnkefvm0oIfTfoCkEK3e7WcHAsecUd3HS3K2KN/vRwAyLzSJeL2hFe2uzPKX9bPUYb6YdiLhgbZvgyrier5u7 X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS9PR01MB12437 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:09 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18313 From: Lad Prabhakar commit 36932cbc3e6cc95a681568c28bfadd72d7c2e7ce upstream. Add RZ/V2H(P) CPG driver. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20240729202645.263525-4-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/Kconfig | 5 ++ drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a09g057-cpg.c | 80 +++++++++++++++++++++++++++++ drivers/clk/renesas/rzv2h-cpg.c | 6 +++ drivers/clk/renesas/rzv2h-cpg.h | 2 + 5 files changed, 94 insertions(+) create mode 100644 drivers/clk/renesas/r9a09g057-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 5bb7ce115d74..688c088a68d9 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -39,6 +39,7 @@ config CLK_RENESAS select CLK_R9A07G054 if ARCH_R9A07G054 select CLK_R9A08G045 if ARCH_R9A08G045 select CLK_R9A09G011 if ARCH_R9A09G011 + select CLK_R9A09G057 if ARCH_R9A09G057 select CLK_SH73A0 if ARCH_SH73A0 if CLK_RENESAS @@ -188,6 +189,10 @@ config CLK_R9A09G011 bool "RZ/V2M clock support" if COMPILE_TEST select CLK_RZG2L +config CLK_R9A09G057 + bool "RZ/V2H(P) clock support" if COMPILE_TEST + select CLK_RZV2H + config CLK_SH73A0 bool "SH-Mobile AG5 clock support" if COMPILE_TEST select CLK_RENESAS_CPG_MSTP diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index 20fee1e834dc..e7ff58c0a480 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -36,6 +36,7 @@ obj-$(CONFIG_CLK_R9A07G044) += r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A07G054) += r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A08G045) += r9a08g045-cpg.o obj-$(CONFIG_CLK_R9A09G011) += r9a09g011-cpg.o +obj-$(CONFIG_CLK_R9A09G057) += r9a09g057-cpg.o obj-$(CONFIG_CLK_SH73A0) += clk-sh73a0.o # Family diff --git a/drivers/clk/renesas/r9a09g057-cpg.c b/drivers/clk/renesas/r9a09g057-cpg.c new file mode 100644 index 000000000000..9722b810e027 --- /dev/null +++ b/drivers/clk/renesas/r9a09g057-cpg.c @@ -0,0 +1,80 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/V2H(P) CPG driver + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzv2h-cpg.h" + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK = R9A09G057_IOTOP_0_SHCLK, + + /* External Input Clocks */ + CLK_AUDIO_EXTAL, + CLK_RTXIN, + CLK_QEXTAL, + + /* PLL Clocks */ + CLK_PLLCM33, + CLK_PLLDTY, + CLK_PLLCA55, + + /* Internal Core Clocks */ + CLK_PLLCM33_DIV16, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = { + /* External Clock Inputs */ + DEF_INPUT("audio_extal", CLK_AUDIO_EXTAL), + DEF_INPUT("rtxin", CLK_RTXIN), + DEF_INPUT("qextal", CLK_QEXTAL), + + /* PLL Clocks */ + DEF_FIXED(".pllcm33", CLK_PLLCM33, CLK_QEXTAL, 200, 3), + DEF_FIXED(".plldty", CLK_PLLDTY, CLK_QEXTAL, 200, 3), + DEF_PLL(".pllca55", CLK_PLLCA55, CLK_QEXTAL, PLL_CONF(0x64)), + + /* Internal Core Clocks */ + DEF_FIXED(".pllcm33_div16", CLK_PLLCM33_DIV16, CLK_PLLCM33, 1, 16), + + /* Core Clocks */ + DEF_FIXED("sys_0_pclk", R9A09G057_SYS_0_PCLK, CLK_QEXTAL, 1, 1), + DEF_FIXED("iotop_0_shclk", R9A09G057_IOTOP_0_SHCLK, CLK_PLLCM33_DIV16, 1, 1), +}; + +static const struct rzv2h_mod_clk r9a09g057_mod_clks[] __initconst = { + DEF_MOD("scif_0_clk_pck", CLK_PLLCM33_DIV16, 8, 15, 4, 15), +}; + +static const struct rzv2h_reset r9a09g057_resets[] __initconst = { + DEF_RST(9, 5, 4, 6), /* SCIF_0_RST_SYSTEM_N */ +}; + +const struct rzv2h_cpg_info r9a09g057_cpg_info __initconst = { + /* Core Clocks */ + .core_clks = r9a09g057_core_clks, + .num_core_clks = ARRAY_SIZE(r9a09g057_core_clks), + .last_dt_core_clk = LAST_DT_CORE_CLK, + .num_total_core_clks = MOD_CLK_BASE, + + /* Module Clocks */ + .mod_clks = r9a09g057_mod_clks, + .num_mod_clks = ARRAY_SIZE(r9a09g057_mod_clks), + .num_hw_mod_clks = 25 * 16, + + /* Resets */ + .resets = r9a09g057_resets, + .num_resets = ARRAY_SIZE(r9a09g057_resets), +}; diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cpg.c index 9a568020f61f..4e10cc835c63 100644 --- a/drivers/clk/renesas/rzv2h-cpg.c +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -664,6 +664,12 @@ static int __init rzv2h_cpg_probe(struct platform_device *pdev) } static const struct of_device_id rzv2h_cpg_match[] = { +#ifdef CONFIG_CLK_R9A09G057 + { + .compatible = "renesas,r9a09g057-cpg", + .data = &r9a09g057_cpg_info, + }, +#endif { /* sentinel */ } }; diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h index ab6beaa50296..6df59e041701 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -146,4 +146,6 @@ struct rzv2h_cpg_info { unsigned int num_resets; }; +extern const struct rzv2h_cpg_info r9a09g057_cpg_info; + #endif /* __RENESAS_RZV2H_CPG_H__ */ From patchwork Fri Mar 21 11:00:07 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025257 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C7E1EC36002 for ; Fri, 21 Mar 2025 11:01:09 +0000 (UTC) Received: from OS0P286CU011.outbound.protection.outlook.com (OS0P286CU011.outbound.protection.outlook.com [52.101.228.34]) by mx.groups.io with SMTP id smtpd.web10.18683.1742554863785682361 for ; Fri, 21 Mar 2025 04:01:04 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=GNcfLJq8; spf=pass (domain: bp.renesas.com, ip: 52.101.228.34, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=sD4Zk5WQ7XTlM1u4OGglw372XqpmYQ/1qY84VVKwsD/bxJcvnSQ/QEcRVUDGMpmxlX1pJ73uSnjFwExRVunFuItb3G74AVYdXBB49oRzH61HirW2zX5yOd2wUFUyxeOQLgyhVp0FPGW3TGy3bL3r4C863+blL9UINDGi+equkhW/Xx66Uo0WOJ7bU0vKc7VR9T4urV80QBwg9dhsncZDyjoflUw5LJzK/Ni4QzPD5/vdYb1GDFh1Dk5gjOLFtUTKbg+IiCMwrIu7usm3ytvDlEhLxKDkVrTWjMzWQFvjh8cl1adImTZsLAhg/2Rk+E53Cv6uhUC7B/JcsnZ//TAqCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=+6k4DqyAv+2kQZ6MiuAY40PVg7FbZK3O4C/A1+QkWkw=; b=GKhURILue5JBywkOLPBQKLXvS5Qqw/epxn/46X7Gt72qbFbWC8MYgJfRgCeQOAWft4p7ZUu3A1yE4UILGnWa/RKSd04bA5br11hlcMvA6p3qW64qtIfId//wta0GiKvhYJC1fb6mkYcbZjvbT1KatBUBYh4QCXkMTpZSCCuF2hnz7an6iE/2NUFe02WWytZfP9PcOpKbOyza/pheuto3q6S/APaRM1wquFT9juBmLgI6nZGq0M0YrGzLTR6Y/SsuEz8leWjEbkG+iROktgaxO0lKEba/rO900ZEJtZvzDwHf6e5FhKRzAoitHP01+ENuIkLsUTDM/S+hgTK8HOC6SQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+6k4DqyAv+2kQZ6MiuAY40PVg7FbZK3O4C/A1+QkWkw=; b=GNcfLJq8VZgZz0XXIu0XDUpVn71xA/xjG7+zWRysUW3G8At1xic/mWZ8SkLFbxN+183iVo2asALFsbVoe9rldX9ywgdhLtNvKQrR7F/0tjbwlIIskTf19y7Fx0J8dtXbv8nVQnVJdGhNwaLrt2etRlyzMZ2jEyPnINhMQEAAs9o= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS9PR01MB12437.jpnprd01.prod.outlook.com (2603:1096:604:2e4::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.36; Fri, 21 Mar 2025 11:01:02 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:02 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 07/21] clk: renesas: rzv2h: Add support for dynamic switching divider clocks Date: Fri, 21 Mar 2025 12:00:07 +0100 Message-ID: <20250321110021.3612805-8-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS9PR01MB12437:EE_ X-MS-Office365-Filtering-Correlation-Id: ea73eac5-3c05-4b91-3165-08dd6867ab21 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: UEDcsjvaCL2OniHiQk2i5O8y6V45/RXiIfKSpwDWV4176KTVZMtpurWjFrv3YzeCFgI5hI06RXrrVpuOLQQ8a+UobgPIOzg23CKT6grooAyHSKrGnnvVWo8OCWOlM2egdhUkTmQEaSQL/ibzFsUlZYCuv0DIz3HNAQ0WUTeIHpgn6+1Yv5MbqovycA8CgUdO+suFgw5DpDGuwM4tESrz7im2ROXJ6vtyP/BP3Mi9WOqZCzAB20vOs2NRCA+wd6U7b4dgvL2Wega7Wq+wsShD0Dau6fNIGb5XxFE7e9XCAcEG/VDF9jIu1n37EUjBMQLM1w6kQjhprg0tW+/Qq4ltNSQNGFLd6te9Uv88GPRJXzRF+Zs050HahLz0nacSm52aDt9Pu1yWymV4RPt4yBl5NJhpxoA5z9FZbvxTwU9YNzDht7HGXt45P5ITYPtPqz0fZhhrCbIBBIrOoG6q8QUGDVR0Fin/13KOqEtykVhD8rVFSNiPNCv3aikPi/sX9cCeVjAYyzxEXwWQqr96+nOHWzJCuDTGslZztAe7HrYR/Lnsm3PfRJk45K09D/E9MWDVIPgiSZLfLyw/I15OWWhbXRVFmlySYsfIPx/po1VMIHLzIt4CVIdEVvTezk/0trA20f/2uINrUiZcQ78TDPjnzjtKHxvuQKhBXh7fdA/RxST4472iChLUh7++xwVOd0mJBevNtnGAhbea22iDQojtn/Lf1Shmb4wYMKp7HcEBHNkzsXK7P2hFUryjme6Ruj7OOclnHcSbjcDPB0L8IoKBpKrWsDb4otd2bQdy8h7PO4BYnl6yho8flxW+ZqdPG0b5smDBR6QEAE6tx5eSz3VSozOi7M5KPcWWDugD85C5+xdEdE/p1yS+iP1RAEQpERlGwNjhEuc9fZz/M5gZLVZ6nqMwhNgmcihVzINagNoaVhlS54RVboVet0xD2Lkzb0XTill7jzhdkIAKc5MBwE+TpSOYxD1Sjus2KYLjF7sEa0MDdFkY3b1Cow+brAKX70C7wgUNJe0lzhK37Lr9tEzvMrO+7dzasUy2aA++uSMNoS/o9S4WLOzT2nYQYTtG1k5FtNcfj5ZwH/lDE+d0fTokep8Jr6v0kpBZ1z0gkm6cLdWs2ZnCashUkyhq3EGo6R18mALFltDPEgIVa2YApaCX6YlaBeZz4w60jvStdG53HQ9Q1WiGPDpEBPsnwREpzRGbUZ0Rmv+UlKCfae7RyEF2rtBZSMNJHWHan7MH2UAUPEBAEOlCUyESAhGusK3Ac8k1NxDXLCkDHG1t0Z9CTPBpUyQG8sa7VsLZHd5p2+2nAyEQVqACIxTwlgTfThreLqH4ReDUDq1xthQomzgwhyzzRuIrMKczZQjHUwhpGheBGEb4Ar7V3iy+92cXTvZBWw6lARQSlMC2meTYPvFmUmjgewTutWH8l4H3CLbeWDOTmvp2jCKiuWBrPbcvgzPnb815 X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: K5kB3CvCmnKb4Crmmx7WsUcXkDtWbxQ/0vdYllMYeZoHknDEvHSQJx3PAObm755WIQcCB5v0Di6JIhAUUH1xpdpA0q548iW+0iObIamfP31TTR1sNyA2DW3enBhpjRhLyOSs14Ozbb2oU4qZOfw3w9TF/mIcIok7ZulNYmkSKU3YzwAFx0FT33hnJL1nvetKhFNmKVMpBQ5kMppgpkhy0IhtAkQUKta6f6pGiqOpvcgATnZhDrSFsxpOjQKSePBfPPGJK84IWopKUIXHfED7ilT8CgJ3S0kf2gT6rPV0ywkDCGdF1RJ8sLKoTEomeEeiUMkGa3mK43nlxVVq4/9Sb9olDju5NqbqH0avNzXZasYGjocVmC0YfbUanRxRLtG4bk4dxnoqvF4/7ueBnLcnhVb1ariLsaIbNNQQ0FEzeq28ZMMJow5hNhYSYKDmlXtoxIBB8Ll1ZTFolUO5XbMVUxJgKzX49161hUtI8JJTVgiAiN+vQ0lKhQ2uHVfAgDda41EbcowR7yK5dKUSNQHoAxeSPyXXllOiUQPFlrbUa+G/rR6g28ks/6EmYG2ZvSZ5LHh9Svjr47yiiqAnfdvdxyuKK6hpper4UhyXySHTBpbMejwPdVv+TUm/7Ar5Du8+8yfPsTVTf2Jb3dsxZ8V4+v+bpjVvHVldZK8hkRaiv+QynUyBPCnbbxWFJMIfYcNiht/l6spH2HwG7DhvVDoHxrH7hkUFy0Acu59HSH8cjl6/sD9m1fxeBke6VSByu4eaDDz06AOGt6mcUUx/h9JMQ6qw4mkbysemYAlwTXdgzeHpyFyhAJegJn8b1z9fJXq0nNEz9HpPWsRc6UX9bjGsKWTgBQIPyCQMdHkl/bqc7RwU6KekD6WmJh1cRJT1CJz1bXCCfDHrsFa9OUJIaepZm6TngvOl/pi9SYTseARbBKUNfzocjXnreVU7Ouzoe/B0W/tdRoe2nsP5o3hfnAk+n6r/qKmneEhIfFhX69tnmEDk7b9Yx2rGnLB8DHXO2ej9L+/MUb3TV3qBhBZJNL3UTuRJql7FFlu4GLE6pgijclCBHAPovIx6HCiuEndmPY9Bz0k34+m6MONIWHUdxVkHDpTj6TQmZ9KlWpty9+0dHX3SlpCujvwCFrihMvjr1UMQFR51aV+e4sRPUTAxoOtGlp4jlLUrLq3WNuetMghm9ZuZ5MXZGvH45EMYu7ePK/dfDsPtZf9pDu9+6SrxDKQK26GffaTDSEtRsRpD/Eio0HIupUERWovCrR3gmmF9nKg98diICwDscQIqLaLnW2Adq2joTCCDb1h9f5oz+hK0vsaOCpsEvFZaFF371Wb6O1JAI0NvWGH9mSts3+G6Hb5AyqZ0wQLK3wjXvbMwkdqzF+IN989ov/89VLXqpxTdOiFNAjMAJSrVGmPdnYdBWV9++YSrTUmDi5BFQ9YfT9n2/IUopzfc9u2tSikpmkde7nau+2rF1AcHdYfb+cB/+0LcZ+NMd4rGKmQ7QNFRnoGkZDvkSXh68DOspLRLxSHdAc7E12v7TQqPZf6qLNyReOtl9FPLvIT0i8vKuJ5ZZIYJ525lV2TOusG6mXf71Xp6YEKLi0m5BDWnkZgdx5XWJfREyx9uPyDLuuwKx+3ZWvNlzdE= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: ea73eac5-3c05-4b91-3165-08dd6867ab21 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:01.9458 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: cKupk/cmsrF22zwLMPDPaHPV39UhlBAdW5SKjCO0a5TOOWG+rFxfjGrHUImLPVFOR8k9UMCycTLfCyaswTeGsWz4u6m88R//v3Dfml6TJfV7Or3MEiZO1xlreRHp36+X X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS9PR01MB12437 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:09 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18314 From: Lad Prabhakar commit bc4d25fdfadfa80dc3ba690792b5220d50ea7b52 upstream. Add support for dynamic switching divider clocks. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20240828093822.162855-2-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/rzv2h-cpg.c | 165 +++++++++++++++++++++++++++++++- drivers/clk/renesas/rzv2h-cpg.h | 39 +++++++- 2 files changed, 201 insertions(+), 3 deletions(-) diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cpg.c index 4e10cc835c63..9fa00f5c1237 100644 --- a/drivers/clk/renesas/rzv2h-cpg.c +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -45,14 +45,19 @@ #define PDIV(val) FIELD_GET(GENMASK(5, 0), (val)) #define SDIV(val) FIELD_GET(GENMASK(2, 0), (val)) +#define DDIV_DIVCTL_WEN(shift) BIT((shift) + 16) + #define GET_MOD_CLK_ID(base, index, bit) \ ((base) + ((((index) * (16))) + (bit))) +#define CPG_CLKSTATUS0 (0x700) + /** * struct rzv2h_cpg_priv - Clock Pulse Generator Private Data * * @dev: CPG device * @base: CPG register block base address + * @rmw_lock: protects register accesses * @clks: Array containing all Core and Module Clocks * @num_core_clks: Number of Core Clocks in clks[] * @num_mod_clks: Number of Module Clocks in clks[] @@ -64,6 +69,7 @@ struct rzv2h_cpg_priv { struct device *dev; void __iomem *base; + spinlock_t rmw_lock; struct clk **clks; unsigned int num_core_clks; @@ -108,6 +114,21 @@ struct mod_clock { #define to_mod_clock(_hw) container_of(_hw, struct mod_clock, hw) +/** + * struct ddiv_clk - DDIV clock + * + * @priv: CPG private data + * @div: divider clk + * @mon: monitor bit in CPG_CLKSTATUS0 register + */ +struct ddiv_clk { + struct rzv2h_cpg_priv *priv; + struct clk_divider div; + u8 mon; +}; + +#define to_ddiv_clock(_div) container_of(_div, struct ddiv_clk, div) + static unsigned long rzv2h_cpg_pll_clk_recalc_rate(struct clk_hw *hw, unsigned long parent_rate) { @@ -161,7 +182,7 @@ rzv2h_cpg_pll_clk_register(const struct cpg_core_clk *core, init.num_parents = 1; pll_clk->hw.init = &init; - pll_clk->conf = core->conf; + pll_clk->conf = core->cfg.conf; pll_clk->base = base; pll_clk->priv = priv; pll_clk->type = core->type; @@ -173,6 +194,143 @@ rzv2h_cpg_pll_clk_register(const struct cpg_core_clk *core, return pll_clk->hw.clk; } +static unsigned long rzv2h_ddiv_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct clk_divider *divider = to_clk_divider(hw); + unsigned int val; + + val = readl(divider->reg) >> divider->shift; + val &= clk_div_mask(divider->width); + + return divider_recalc_rate(hw, parent_rate, val, divider->table, + divider->flags, divider->width); +} + +static long rzv2h_ddiv_round_rate(struct clk_hw *hw, unsigned long rate, + unsigned long *prate) +{ + struct clk_divider *divider = to_clk_divider(hw); + + return divider_round_rate(hw, rate, prate, divider->table, + divider->width, divider->flags); +} + +static int rzv2h_ddiv_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + struct clk_divider *divider = to_clk_divider(hw); + + return divider_determine_rate(hw, req, divider->table, divider->width, + divider->flags); +} + +static inline int rzv2h_cpg_wait_ddiv_clk_update_done(void __iomem *base, u8 mon) +{ + u32 bitmask = BIT(mon); + u32 val; + + return readl_poll_timeout_atomic(base + CPG_CLKSTATUS0, val, !(val & bitmask), 10, 200); +} + +static int rzv2h_ddiv_set_rate(struct clk_hw *hw, unsigned long rate, + unsigned long parent_rate) +{ + struct clk_divider *divider = to_clk_divider(hw); + struct ddiv_clk *ddiv = to_ddiv_clock(divider); + struct rzv2h_cpg_priv *priv = ddiv->priv; + unsigned long flags = 0; + int value; + u32 val; + int ret; + + value = divider_get_val(rate, parent_rate, divider->table, + divider->width, divider->flags); + if (value < 0) + return value; + + spin_lock_irqsave(divider->lock, flags); + + ret = rzv2h_cpg_wait_ddiv_clk_update_done(priv->base, ddiv->mon); + if (ret) + goto ddiv_timeout; + + val = readl(divider->reg) | DDIV_DIVCTL_WEN(divider->shift); + val &= ~(clk_div_mask(divider->width) << divider->shift); + val |= (u32)value << divider->shift; + writel(val, divider->reg); + + ret = rzv2h_cpg_wait_ddiv_clk_update_done(priv->base, ddiv->mon); + if (ret) + goto ddiv_timeout; + + spin_unlock_irqrestore(divider->lock, flags); + + return 0; + +ddiv_timeout: + spin_unlock_irqrestore(divider->lock, flags); + return ret; +} + +static const struct clk_ops rzv2h_ddiv_clk_divider_ops = { + .recalc_rate = rzv2h_ddiv_recalc_rate, + .round_rate = rzv2h_ddiv_round_rate, + .determine_rate = rzv2h_ddiv_determine_rate, + .set_rate = rzv2h_ddiv_set_rate, +}; + +static struct clk * __init +rzv2h_cpg_ddiv_clk_register(const struct cpg_core_clk *core, + struct rzv2h_cpg_priv *priv) +{ + struct ddiv cfg_ddiv = core->cfg.ddiv; + struct clk_init_data init = {}; + struct device *dev = priv->dev; + u8 shift = cfg_ddiv.shift; + u8 width = cfg_ddiv.width; + const struct clk *parent; + const char *parent_name; + struct clk_divider *div; + struct ddiv_clk *ddiv; + int ret; + + parent = priv->clks[core->parent]; + if (IS_ERR(parent)) + return ERR_CAST(parent); + + parent_name = __clk_get_name(parent); + + if ((shift + width) > 16) + return ERR_PTR(-EINVAL); + + ddiv = devm_kzalloc(priv->dev, sizeof(*ddiv), GFP_KERNEL); + if (!ddiv) + return ERR_PTR(-ENOMEM); + + init.name = core->name; + init.ops = &rzv2h_ddiv_clk_divider_ops; + init.parent_names = &parent_name; + init.num_parents = 1; + + ddiv->priv = priv; + ddiv->mon = cfg_ddiv.monbit; + div = &ddiv->div; + div->reg = priv->base + cfg_ddiv.offset; + div->shift = shift; + div->width = width; + div->flags = core->flag; + div->lock = &priv->rmw_lock; + div->hw.init = &init; + div->table = core->dtable; + + ret = devm_clk_hw_register(dev, &div->hw); + if (ret) + return ERR_PTR(ret); + + return div->hw.clk; +} + static struct clk *rzv2h_cpg_clk_src_twocell_get(struct of_phandle_args *clkspec, void *data) @@ -254,6 +412,9 @@ rzv2h_cpg_register_core_clk(const struct cpg_core_clk *core, case CLK_TYPE_PLL: clk = rzv2h_cpg_pll_clk_register(core, priv, &rzv2h_cpg_pll_ops); break; + case CLK_TYPE_DDIV: + clk = rzv2h_cpg_ddiv_clk_register(core, priv); + break; default: goto fail; } @@ -612,6 +773,8 @@ static int __init rzv2h_cpg_probe(struct platform_device *pdev) if (!priv) return -ENOMEM; + spin_lock_init(&priv->rmw_lock); + priv->dev = dev; priv->base = devm_platform_ioremap_resource(pdev, 0); diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h index 6df59e041701..1c7a979ab790 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -8,6 +8,29 @@ #ifndef __RENESAS_RZV2H_CPG_H__ #define __RENESAS_RZV2H_CPG_H__ +/** + * struct ddiv - Structure for dynamic switching divider + * + * @offset: register offset + * @shift: position of the divider bit + * @width: width of the divider + * @monbit: monitor bit in CPG_CLKSTATUS0 register + */ +struct ddiv { + unsigned int offset:11; + unsigned int shift:4; + unsigned int width:4; + unsigned int monbit:5; +}; + +#define DDIV_PACK(_offset, _shift, _width, _monbit) \ + ((struct ddiv){ \ + .offset = _offset, \ + .shift = _shift, \ + .width = _width, \ + .monbit = _monbit \ + }) + /** * Definitions of CPG Core Clocks * @@ -23,7 +46,12 @@ struct cpg_core_clk { unsigned int div; unsigned int mult; unsigned int type; - unsigned int conf; + union { + unsigned int conf; + struct ddiv ddiv; + } cfg; + const struct clk_div_table *dtable; + u32 flag; }; enum clk_types { @@ -31,6 +59,7 @@ enum clk_types { CLK_TYPE_IN, /* External Clock Input */ CLK_TYPE_FF, /* Fixed Factor Clock */ CLK_TYPE_PLL, + CLK_TYPE_DDIV, /* Dynamic Switching Divider */ }; /* BIT(31) indicates if CLK1/2 are accessible or not */ @@ -44,11 +73,17 @@ enum clk_types { #define DEF_BASE(_name, _id, _type, _parent...) \ DEF_TYPE(_name, _id, _type, .parent = _parent) #define DEF_PLL(_name, _id, _parent, _conf) \ - DEF_TYPE(_name, _id, CLK_TYPE_PLL, .parent = _parent, .conf = _conf) + DEF_TYPE(_name, _id, CLK_TYPE_PLL, .parent = _parent, .cfg.conf = _conf) #define DEF_INPUT(_name, _id) \ DEF_TYPE(_name, _id, CLK_TYPE_IN) #define DEF_FIXED(_name, _id, _parent, _mult, _div) \ DEF_BASE(_name, _id, CLK_TYPE_FF, _parent, .div = _div, .mult = _mult) +#define DEF_DDIV(_name, _id, _parent, _ddiv_packed, _dtable) \ + DEF_TYPE(_name, _id, CLK_TYPE_DDIV, \ + .cfg.ddiv = _ddiv_packed, \ + .parent = _parent, \ + .dtable = _dtable, \ + .flag = CLK_DIVIDER_HIWORD_MASK) /** * struct rzv2h_mod_clk - Module Clocks definitions From patchwork Fri Mar 21 11:00:08 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025256 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C3982C35FFF for ; Fri, 21 Mar 2025 11:01:09 +0000 (UTC) Received: from OS0P286CU010.outbound.protection.outlook.com (OS0P286CU010.outbound.protection.outlook.com [40.107.74.10]) by mx.groups.io with SMTP id smtpd.web11.18696.1742554867685240602 for ; Fri, 21 Mar 2025 04:01:08 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=pS64S+lj; spf=pass (domain: bp.renesas.com, ip: 40.107.74.10, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=fdbuFSc2CBGmizG7Kc0ePXrAkf86mArelvluWgSZmI6ZYWDnZ48MrHXVTZUWfIHyrGgjff26+y2OwrqXoP19Mf3fmWpEXrh+HFd0Ufc9ROKG3qZSuf8Hyne8BSsEqoJoA3BOeh60MSFFaJJttKfxxbyrCBXH+r4OynJFaH6gernP3zkW/XFMjKfi2av7CCzAzsMGOQAhTrK/94kQfdDoUpoMhE3uliXfxlN+rikkOVHvZ5SD1ETavNTOWM8+z6L2aIPZBP9ZPQ33to+6nPdwq1eAWY+cFVk/mTBM1jk41x1Pt8n2sP+xgDhC4x58uRU4ao2V+g+jlBS3c4x5ITa19A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=geOIyPCd1YJP9JDkYFAjGZRw8kj27W5M4DZBrQPSqy4=; b=ygd697cQmxtUOVGxahCs6ZtxtOEaNXOWdXpUdNHNbGqHLC55DEOvKSA9VY/00JqvyqfaCBq3Qau6+DibU0huGbUQUap2yNwdakWRa4YA+vlEPKpeiw7WadR6yWpZHh+1uZ0vEgGkVm2NWoePAy74i5KmluKf7wO+o29AU1oRxWru59x5NfbuVyGIcdFbICagle7P07OXf8NuDew3YAnIRIfBZ2erBcAilunsotVoFZ1mIQ834oW+MOn7W0yaxStlq236X9EahjrKqg6hAqq5P1+vmLjHWcpL2SBpqadlmZwt+YfrRjvJto7WRj56ICi5AYSJIt8OLxX9hQi29IGmTw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=geOIyPCd1YJP9JDkYFAjGZRw8kj27W5M4DZBrQPSqy4=; b=pS64S+ljrCv1ukV/v706z/fcAahuT8hO3341gOWYnBXXKHJij7HmIlHJlYo++FoX729ygwC6fFevMmvni6sY9GlhzOEVZKghJko982esr3te6amEJFAiXAUZXAi/bxVmKPnieFm86om7NUaFBaXhGnTiTWE2FCzFRmH2LrQudVQ= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS9PR01MB12437.jpnprd01.prod.outlook.com (2603:1096:604:2e4::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.36; Fri, 21 Mar 2025 11:01:04 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:04 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 08/21] clk: renesas: rzv2h: Add selective Runtime PM support for clocks Date: Fri, 21 Mar 2025 12:00:08 +0100 Message-ID: <20250321110021.3612805-9-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS9PR01MB12437:EE_ X-MS-Office365-Filtering-Correlation-Id: c6bb9119-3ebd-4380-6b8a-08dd6867acb9 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: 5BBjvrZUotplPm2IEpxBYifxg9vX3gQJwwulx6np9ZRmqtizYQGcSaUajmtYc0yQXqphhh4gHA8K8GHzT5i1o+ujsxmyW00a5zVnUSQVKyKhkcXoFSVl0fB8NPkCf263NWmJ4Gujjd537yvQTAJ6oaqdUqWi/0XMKwECiSkviEE/OrWa5Ozi9V5Bjt2CUTwAXyQmAzhhPcx92HKSHLJBxZRreya1z0cYR0X84hMWSHKYbsMGxx3SpSl/pRk5VIYsbKiYzrgjfH/7cm3KFbRpeTCoe3/HbjNszeVTXJEY85G+c8+lPSyCJwMyViXlLXVHMJMCatmh1bL9yfH8y87b2TvxLMDcft6bBLxMR519LX2o9SRXF/+S5fujECQIX1hUJfZ8/nM52PU3G3nc53ZO5ZRWbRzn+6rze3qzPLJxOsSRDELrMuSD4L9ruCa/nLqiepXVrW4EEI8kiCqDlq3c6zBidmxIKMBFA2oAtZgfiEh5/+Bm6kM6K/4Xm1lOp6qasPAKNH7MHUEA8r1akmEaqZfTWdCtJzw5pdeS/vdvpXZ9842gorbEBNC/CTNe9023gn/0YXEkDxoLMmuTRapCIMnbc7ySKJAWyRa3UGnTabVHT8bgUX/W0ITc4c+hM5GmB7KO1ZwWDslUnnnnhCGGaYu8mVhF2DcHFwEu3cHmj9tfxaCpy6CqaMzN7yIvSjkvrZUbGvLH40XQ1txEFdYtBJLVo4uwPDjr5esMXKrUjzbHZnaV6FdwM9ZSNhB/jTlmR3S5WT4i34Iz6Gu7N+qe7gG6v8O2hpqwPQNvOy1AdD7en34uPMKr+PrsE3vYPqTUJDO8mRsqVEfIqH6RJddj532Hb6fECzl/9Sct0wyTp+QQvfcHXhqECkdH2MDVdPD5FUVDhkUplkiM3tlt/aiv/SJ1zI+jA3wpn/2k2zxxN0r2So0EoMoscXZveqR2lPQkyfLYZt/asWmb8dK/d1YgFx5b6sVFhqfaQRHVcIpfKOZ5ayFWf/2q54XZijT8lUAaJvcytTfTUaUjk6COu+a/Sq2SeSu/NTtNjI9MsMvsvYV/WPZqVMY/040sZkEFyZr1mgX6UdS/iHzd2sQJyYlCtvIH+EuHJA+ZXCJWQsQOi/x7nkcT4Nl0wd+aPaqhJnH4FL3eKN7IqwfQQndL+Z0gzMHYQaFxyJZ8Z2qIvIvtrKKaHKoxvSnWUyE0fUbZbJPA03OwPdb92AnAkEX628fbvzLtjaVtMkyzLltwe/u65L6/hJsmb+Q3+YXKdolu5qtw2KsnCKAvUDifhOteRuj7yqzfnIa+6lc3PUd7CmHt62FBMPLUJlGCs3oYdaUkVYyvNY/x/XbhDyziT33zq3JQ16lcfX9P7IY3FYIB5Cqk0An9GBb6KNr1RhMZeTNnKJXWTxtxGiPBvLkxaes1dqthvUYrX99zJypREp2Y2eiwym8giGdp7+udyYBsA/gVOsTC X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: uo3BytkX6xgfwubW2pcrk1+NV0K+D2nK8nzxVTFBlYTBefJQ6OmnT3OqnnJiuS9SDUtfWIFs7D0G9uGK46x/ynMwYdaVqiFAZc3MuNGmoqflRc18f4Ip29+fTd8Qve5XArmWuNt1Vg0InoT6sksleqGFl6y3hIEfIiFQrp9xYWN1r086ULuhTgEI/Wg36szsnoWlJwbsDAXWUR2chjapIPkHqIZ6cTs41e4Uokk05XVnGZf2wLIySJYsVW+DZEyvUEo6nuzKQPMGJIn3boQ1wX7WrgmVZgqdBBYNppHAq8COEvknoXr0AFgQj6R+qpb/Rg69kI8z8kxB7FvnkNJglZ2fQuBovJqESik7bxL929upwI/A6nZuBAuxVxqCXpmjf1BnogdRScao/rPqQ35XNuUScdW0YkgJNSlhKVLFxouxLhZPSSAiHvdY9AglFAwECO3SatfXK/qpujVwSrh2wE8xUjt5HadgHzi/Ygw3ajSt2phEFlKCLXJr7vD3waLSOFigPakg1niO5mm8JxmpObE/u3x7bnby47f2q+Jl3TZ7gk0rENJj2tteL/Uv7FafZ9VWoJ7NMbSB1AoGfYPV9QBJbWXPoVA1VLSjkYahl+spLltUHnrOGW88Lwja6nibqpn7hKlA5XB8JktRhFAoaS9+QGCh47CFPwoc/hnbGT1N+3iPRLg3sSjglRghMoWKvizi1HqlwCu60AcPnbTTPUbnRn/L0+vBImbmc1eoTIrADMSUa8zUtxtExFDyGf/bEsuOP9uQe2tH2oXMuay6ogPC2RMC3yPU6EZIq0lt4EXo82y52Kj0UtUloaLt8Ps2adNvB9VkLz4SyoHWN05iBpee72lNkwSMNwgWxi/UXNxkKDHiYGvU7uWqwsfgtlzyfxkXqjpq1gRiM6K0RsQznJM35A72S98spAJDRKz/ZUnudM5sKQrxo4lVpcQcWdGyBNbgMKKm3hwo0yVlNFLEiEhFs/N4VoQI3ZXlq3aFIyxXbnBKgOdu5vku+P0o8Js70YI+8aTKfY7/uPb2REHZIbjOdv6EaqdKlWlD9mNAo4brpjhSWeUuPQQpovFKm5karClBBJ9syA+zQgVJCyuqmIDX73wqS/QRZ+3fXsIXribq/hWY2JGYAGm+Mm4psZ2rZh48rq3Ww0bQS02c1pDs4SdVrbWnZ9FeoVtExqDColOe2nCZ7NjkLxEKe2VMEojSUF9zz9mYiN6ovdazgAiAA3LiZ1hB0xP3Bexho7s7lYZmAT1l/YF01wTgyhTKqiDttPnH23BB9Zb/8MwpsQy0+MNSXcmP8AIo5n1DeGQKFV7Ys4JIz1P37bYQkuq3OFVJPnQxbjlrWGRXWrLehtFie+4cvV2fPqKi1F8FAGjGGbIrH71NSyOiIT73SVGgEXfsXmLaGCzC9a6KiDd6pQzFkJo/YWdwdhfSabzmis+hP2eLOfdo7AdBE2W1Om3gbAzhzfb84yQN7J9WMrAQXDjfFA6/eZEENCzkKrF3PFC+M/TvV6or4DklnJWZUiRVLtypiPKLrE6n1KLHNL3BOtthQABjuJMHWlhM332B6VzsZFsUVAOz4BUcpPDkiIFIbFwI30nevEMkuOGJgYaFQMmTiF1iZpa1ktEeKdrgBIYVWOg= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: c6bb9119-3ebd-4380-6b8a-08dd6867acb9 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:04.8354 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: W2v9mF8Q346nE71QQs5KGeIL110K1iXMYH5stu3CGrnyjFKqFtDPF/qMPzjEZzl5IkB+SF2SpxA+T8XWCKAa3r1h9n6Vi9YgVLTPzRM9orSL3B5i9QEYD0cvf+KfmAaE X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS9PR01MB12437 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:09 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18315 From: Lad Prabhakar commit 03108a2614ecab46af6e0d66f9fd61c0d80587f2 upstream. Update `rzv2h_cpg_attach_dev` to prevent external and core clocks not tied to the power domain from being managed by Runtime PM. This ensures that only clocks originating from the domain are controlled, thereby avoiding unintended handling of external and core clocks. Additionally, introduce a `no_pm` flag in `mod_clock` and `rzv2h_mod_clk` structures to exclude specific clocks from Runtime PM when needed. Some clocks, such as those in the CRU block, require unique enable/disable sequences that are incompatible with standard Runtime PM. For example, the CSI-2 D-PHY clock initialization requires toggling individual clocks, making Runtime PM unsuitable. The helper function `rzv2h_cpg_is_pm_clk()` checks whether a clock should be managed by Runtime PM based on this `no_pm` flag. New macros, such as `DEF_MOD_NO_PM`, allow straightforward declaration of clocks that bypass PM. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241202203916.48668-2-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/rzv2h-cpg.c | 44 ++++++++++++++++++++++++++++++--- drivers/clk/renesas/rzv2h-cpg.h | 12 ++++++--- 2 files changed, 49 insertions(+), 7 deletions(-) diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cpg.c index 9fa00f5c1237..bbf0b4ee7b26 100644 --- a/drivers/clk/renesas/rzv2h-cpg.c +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -98,6 +98,7 @@ struct pll_clk { * * @priv: CPG private data * @hw: handle between common and hardware-specific interfaces + * @no_pm: flag to indicate PM is not supported * @on_index: register offset * @on_bit: ON/MON bit * @mon_index: monitor register offset @@ -106,6 +107,7 @@ struct pll_clk { struct mod_clock { struct rzv2h_cpg_priv *priv; struct clk_hw hw; + bool no_pm; u8 on_index; u8 on_bit; s8 mon_index; @@ -541,6 +543,7 @@ rzv2h_cpg_register_mod_clk(const struct rzv2h_mod_clk *mod, clock->on_bit = mod->on_bit; clock->mon_index = mod->mon_index; clock->mon_bit = mod->mon_bit; + clock->no_pm = mod->no_pm; clock->priv = priv; clock->hw.init = &init; @@ -668,17 +671,51 @@ struct rzv2h_cpg_pd { struct generic_pm_domain genpd; }; +static bool rzv2h_cpg_is_pm_clk(struct rzv2h_cpg_pd *pd, + const struct of_phandle_args *clkspec) +{ + if (clkspec->np != pd->genpd.dev.of_node || clkspec->args_count != 2) + return false; + + switch (clkspec->args[0]) { + case CPG_MOD: { + struct rzv2h_cpg_priv *priv = pd->priv; + unsigned int id = clkspec->args[1]; + struct mod_clock *clock; + + if (id >= priv->num_mod_clks) + return false; + + if (priv->clks[priv->num_core_clks + id] == ERR_PTR(-ENOENT)) + return false; + + clock = to_mod_clock(__clk_get_hw(priv->clks[priv->num_core_clks + id])); + + return !clock->no_pm; + } + + case CPG_CORE: + default: + return false; + } +} + static int rzv2h_cpg_attach_dev(struct generic_pm_domain *domain, struct device *dev) { + struct rzv2h_cpg_pd *pd = container_of(domain, struct rzv2h_cpg_pd, genpd); struct device_node *np = dev->of_node; struct of_phandle_args clkspec; bool once = true; struct clk *clk; + unsigned int i; int error; - int i = 0; - while (!of_parse_phandle_with_args(np, "clocks", "#clock-cells", i, - &clkspec)) { + for (i = 0; !of_parse_phandle_with_args(np, "clocks", "#clock-cells", i, &clkspec); i++) { + if (!rzv2h_cpg_is_pm_clk(pd, &clkspec)) { + of_node_put(clkspec.np); + continue; + } + if (once) { once = false; error = pm_clk_create(dev); @@ -700,7 +737,6 @@ static int rzv2h_cpg_attach_dev(struct generic_pm_domain *domain, struct device error); goto fail_put; } - i++; } return 0; diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h index 1c7a979ab790..99bc08bd7cc1 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -91,6 +91,7 @@ enum clk_types { * @name: handle between common and hardware-specific interfaces * @parent: id of parent clock * @critical: flag to indicate the clock is critical + * @no_pm: flag to indicate PM is not supported * @on_index: control register index * @on_bit: ON bit * @mon_index: monitor register index @@ -100,17 +101,19 @@ struct rzv2h_mod_clk { const char *name; u16 parent; bool critical; + bool no_pm; u8 on_index; u8 on_bit; s8 mon_index; u8 mon_bit; }; -#define DEF_MOD_BASE(_name, _parent, _critical, _onindex, _onbit, _monindex, _monbit) \ +#define DEF_MOD_BASE(_name, _parent, _critical, _no_pm, _onindex, _onbit, _monindex, _monbit) \ { \ .name = (_name), \ .parent = (_parent), \ .critical = (_critical), \ + .no_pm = (_no_pm), \ .on_index = (_onindex), \ .on_bit = (_onbit), \ .mon_index = (_monindex), \ @@ -118,10 +121,13 @@ struct rzv2h_mod_clk { } #define DEF_MOD(_name, _parent, _onindex, _onbit, _monindex, _monbit) \ - DEF_MOD_BASE(_name, _parent, false, _onindex, _onbit, _monindex, _monbit) + DEF_MOD_BASE(_name, _parent, false, false, _onindex, _onbit, _monindex, _monbit) #define DEF_MOD_CRITICAL(_name, _parent, _onindex, _onbit, _monindex, _monbit) \ - DEF_MOD_BASE(_name, _parent, true, _onindex, _onbit, _monindex, _monbit) + DEF_MOD_BASE(_name, _parent, true, false, _onindex, _onbit, _monindex, _monbit) + +#define DEF_MOD_NO_PM(_name, _parent, _onindex, _onbit, _monindex, _monbit) \ + DEF_MOD_BASE(_name, _parent, false, true, _onindex, _onbit, _monindex, _monbit) /** * struct rzv2h_reset - Reset definitions From patchwork Fri Mar 21 11:00:09 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025259 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C5CE6C36000 for ; Fri, 21 Mar 2025 11:01:19 +0000 (UTC) Received: from OS0P286CU011.outbound.protection.outlook.com (OS0P286CU011.outbound.protection.outlook.com [52.101.228.62]) by mx.groups.io with SMTP id smtpd.web11.18699.1742554871293291496 for ; Fri, 21 Mar 2025 04:01:11 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=IaAr6vKl; spf=pass (domain: bp.renesas.com, ip: 52.101.228.62, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=s6oL3HVh7c8XDPqd7a9EVNZpcyFcSkHcrUuW/hvBfyzHYXQ/NKEAkmKLPW6F9Xn8O8EJY/D9+T8fXhZ7go4Dd0DaT61yOQHkyhGsbnq1rnKrHB0+PMZsdQ1DDnOBSW1ob1hqj+DwwKQqWJVVNzSO28cseZm1OFSJ5GFimhqMUMmNd0fx+ZKYAIebhVTZOQ6R512jp3U8a7l3AIDeSUx/wrurl945rF86Z5BDxljB5480Nh1QzTzGjqrfHyUcsrn5GNk43o+iBp7eF82O4tSTBiVSNK/VBFNRZAdZ4KBrRwfmJ4kB3cgAhe5ocCSSnTTxakb8DUmujtDaRk1ot9anjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=91oaFqprP/wRJYPo24+vQGKNfdAyaw3XVaQequq6zpo=; b=d7pIiL9V3N+QmC56YIc43PJUyJxRwVKpJcciaZjRVHg3RaQjYra2+o22hCXREtaCKg+0+lwLGq3+mTt8Kj/+AeZGmd5TJvCxFzAuN+D+RtaFxNtzoA6R+yL7WODbDbSHTsw4LNKi0yLkeE66W0pJVKjO22/RFcHD2L8kUXdmJORL1KWXKy4FI2bh6cfYPfFSBgHu73qRY8xQ6pt0NI3r+Oa2/ZYUUfVC0iaDWDic7KV79Q7FxTPzNcjuOg3ysGdyCtGid5SZDJ2090AA/qU/a6gGANZQdTw1eS//UQ0mNhFI+lHhWN4P2Bo1uQLkFDEVBmjm9e7nVMxqgx97lyXKsQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=91oaFqprP/wRJYPo24+vQGKNfdAyaw3XVaQequq6zpo=; b=IaAr6vKlQw0saBCGslC1HROMQgcxPwSIm3ka69RXLE61Zy1DQ/ATYSQ1eONbCpoNBkLBDFas+9EZ+a8SX9KeyK/uDM/m6yJrgdft6VCcSDcJdIE4j8iDARrmHEAeiumP8ihKNkpHueXBmG5u4DKi/3/23rCPJ+Inhf/L2mqWu9s= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:07 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:07 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 09/21] clk: renesas: r9a09g057: Add clock and reset entries for GTM/RIIC/SDHI/WDT Date: Fri, 21 Mar 2025 12:00:09 +0100 Message-ID: <20250321110021.3612805-10-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: e5991bf6-2d38-4138-32ca-08dd6867ae73 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: V8IYfQnE7w2lxhXVnCz6v+qFUpZPUjXljnGglluBvtcE+wlr1D5SpETaYyyWauQLyFrh3die7JspLEoYF9D79jB7YO8ft+HesNI0egTOYI4rshmCx46AYIQwJdGMk9h/D77BoKbH4LUgLnr1HW5TYLazU/cqGkWS+Zqka65dXTpd8a1aMxJM5j25w/eU4mhciaU81ng+4tpQosfW7arVAs3r5w8Xykr9zqmn/bRGCYFc1owHp7MdMUiwxhmNP9WqiPRIHOT01bFnYNFWALRg0TaQkMCivcNWgv2Wbr+aYU0WVSeGSWTtqbnnub6QrWwVBewsGN/2lOXnRz911o/9EHVi0h9MbgXuNkCVjj0rBQ7FlXmVHKtquoUoah005L2titjorfSg6BGVWJ6L2KsFwB4bx6XkDWZCzrqpAV37ggmq0VlgwTfT937zu2UCOcPcu0TO2dwiNkOqJxGBbLmAZ7WFueOBdB9H1I36pQ+ZHPMtyJXExmAsa81ctv3VHdCyekdoriS+Snve6qnzD14udmSZXUuCTWIVc4H6Yv522VyTCVi/mYtwICR5Npa382GgGPVtOq64RIINW2ultkusHI47KEHesEbfaRlT/rHJ+qe1fMRoevJAjLsCwCXjhspRP257Qo2RMEBf3wuIus5rCQn/I1MoQkrArcbmFNp66PYOMu4Yu+6laWEeNnuHLkJ+VxBdUIjTqpzGt4RGtMaRC/3wdIjOPYeRfolOfC3wjrJ/dIjufAHXrYLtBWdKKvDWJwISZTMjEZMQTphDSfQrSLBn1ASLvliHixG7m3afUTkFn1ZBviwIadNRJ4BLZbX8oFSzG0ueA9FNdwwF3IoQaN8EonXd5ufMzWHUFmhbhKcCmq1wdajzWablvd9T0+N080GLyuvkWo4YWA4wNMJRNlVCHqDZYxOgZ/XFFyA4P0N2QKIIDoWXabuKEMiyL4GonheBFR33DcId5cYYbMf0PG92I8wwM6yVAuu0ndLf1787acAEYDhOELj+Z8I2qezBnp9ielChFhTQMMIa6rYLS/yotGSrhqFt3Ir5jNncGBlKEbBFIT8h4QEIquXWaO00fOC5w9OYIFnONLTcQTvcQFbtTqrH9jWddbO1fWWkLQ5f5Wt8xkupi2n4yah8sERWd6Z3x8Ci7pph2FJk2yDzgaggcwaPM3uUbADOJHkX4m8LSbdUfhsi7rqYezt0uc03qnw3rtCweeyswXOI/CWMc5uc7sBzEgFLbxw+NlLid6iAgr7lUzhNt2TpzlQzL75/F0jEY1mgUCuTTEvpIMqNydPOsFU6xVQotjelALEP6UwQJ8qr2tiYk2LPlu4Jt0FfWjw34PloVf9NwGhais7SUi1OXlgcUh6ZmfqS+zD4yVeDe9PmZdgKlqIig6qCuUBj669m7GAQtKYXbDwzC6q+DVWyuGLo+/kfUIDwBumjfzOshEjFNcFHaHVNI1cdtzhb X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: FSBKDy5seEtglbQ5loGdkc+EzUdezGGekCGmBv/1CYi2UBYLnDkQrxAWutADgJ92YFg556IH8YgggOVQD0OJ1bmoonQf+x3qC/ut+Cxe6katz4GlbvQPXbfj0Nxyd61NCev3V2zp4h0haNES5vDhNZ1Ozh8G9s71PJnn/yZZlQ2OP8VQGnvXJUhvSXfE2Oyt0rq3Ww9J3EwNVFVxT4BzEaEd0gSEtbxfT0Q5/mOPhg/hBogTEd2wTQSS/VGqrYjPl+gSPqPRr+5q5ammDuUgTNsD82fbRFe9+4D7RwT31ijj7ZzS5Na/OJH8i6EY5M4riiQGezJ1yg1e2FXf3xxabjqwNSiAtrQIIz4ar9zox5SeoYEJXOg61z2AI8GUz5K1WNb9inKcqEhhomeLXa4xxodnT/JXTa6RA1wqKYHwfaashFgr9cUH+g3KdR26tm70eL2yH4IwidDARjiasFcubNymAXI606BzmbbvFAcxlZPEyWyphBInZNoNJ+QkJJnno4m1+uCgSNiE0SyA7r3ksVOohg6JZNZq0/LVHvJME+qQBQ8FRYND5Z48ApNMD0FS+rAMsZ+53iezu/d6i14M3E+2aD3d95JHjoo/qkLdD8vs3gQ9SCZFjEz5ZXgCUcd1OzUkhYmRt9nk1yVKmfAw7ZCOzXVYHve230TJHOlCY2drXT3FWpQkeSjIaVggjQP42MfkUcfhX4dfCbwFNFvgClSDKYLP2IVEy3/GTbINE+jonZBItSKhgvnT9MuWNxHGgMUbRb2UZHc6lm1he44h5Lvr89saZpU8ZnRTk8OlKh3Hrm0wk8VwtGRCnrdyUnAFM7lrrdYPzePE1L7o6Yevi92oHk34pYdh8pRwnft//8kI7Al3i2cw/MItJrUm1zvi22BgEaS3qlXZClmBrywstjJWS2Ma7yXGp0I6XZwPLuD8YeXwvWwwSJyr3Nl5uOnkAkNLo453+O4s/4CvascgjFO7w9GDRLBv7WJs0c8D3Nx38fJRoNCOB5W8Oo1SfLJfRjkTZhGx+u+GkpvxhrcVhvs97cHp2W4DJrxmwX0eVKmpnxiCohdD2cCnHu1N1affoZw8V0dHnxdzevOj9e+ZVbVZN3SGCUVVpMvkmG9bqCeKLLp0cQ0z2GVTL+JPXXrlSm1nYTiA5ErY1NiSVScqCIS9LG1Kb4srUJ/Op1kB5ouSDJGVpzG/YXZ+QVLhcKe9NbmAw0A7utVnnYYs/E9lp/hFT1pKJzGINKJWGh+hDn7rVUw7pEkedaL8UsxFv8FzaKe74WHIC58mDlth0/wgx6RlK3UOoBthWwGhncyfSwSoZjBfeunx5+p4lnByV57s1cf7OrC4MaWlwVbEWz801pNlw0AN15sTlVI/goI1MKn2dClkdy3xn+d2c9wA+4Dyx6a1Hu+Pf0deOhiy0wq0cQ3Jwbac3ccdIGWLvJ16p7DgjPABJsCiK80+5fKCsL6BfippuHKzLsRDs53hFXZ1Pfz/3BwywSt6Exni0nkzKxH/WUnhBPZiizLoP1CdodDP296SNm3hU2Mp65s6v5mVa5asqohs+/1X9+2bezQ2ciFogMbvenIZj5jwzYM2FSv6xqqqpvP2BnGGOjwZoQmKi7A+zPXCPqJQ9+qAAeE5Ug4= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: e5991bf6-2d38-4138-32ca-08dd6867ae73 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:07.7345 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: x7RubOU5WaRaVl5uvjxFsJ6R+5fMkaxq7c86DdXHqXdaqj3244isTQGqUJAaT0xjRhwGcx+XpUC6l/QBoFxROG/8NtfAKGZGqNQ4xBeCA5ooYitWJ/Ahps2a0UaYvuzp X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:19 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18316 From: Lad Prabhakar commit 3aeccbe08171b79f82fb802393a6324c7b732669 upstream. Add clock and reset entries for Generic Timer (GTM), I2C Bus Interface (RIIC), SD/MMC Host Interface (SDHI) and Watchdog Timer (WDT) IP blocks. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20240828093822.162855-3-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/r9a09g057-cpg.c | 84 +++++++++++++++++++++++++++++ drivers/clk/renesas/rzv2h-cpg.h | 4 ++ 2 files changed, 88 insertions(+) diff --git a/drivers/clk/renesas/r9a09g057-cpg.c b/drivers/clk/renesas/r9a09g057-cpg.c index 9722b810e027..3ee32db5c0af 100644 --- a/drivers/clk/renesas/r9a09g057-cpg.c +++ b/drivers/clk/renesas/r9a09g057-cpg.c @@ -25,16 +25,31 @@ enum clk_ids { /* PLL Clocks */ CLK_PLLCM33, + CLK_PLLCLN, CLK_PLLDTY, CLK_PLLCA55, /* Internal Core Clocks */ CLK_PLLCM33_DIV16, + CLK_PLLCLN_DIV2, + CLK_PLLCLN_DIV8, + CLK_PLLCLN_DIV16, + CLK_PLLDTY_ACPU, + CLK_PLLDTY_ACPU_DIV4, /* Module Clocks */ MOD_CLK_BASE, }; +static const struct clk_div_table dtable_2_64[] = { + {0, 2}, + {1, 4}, + {2, 8}, + {3, 16}, + {4, 64}, + {0, 0}, +}; + static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = { /* External Clock Inputs */ DEF_INPUT("audio_extal", CLK_AUDIO_EXTAL), @@ -43,23 +58,92 @@ static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = { /* PLL Clocks */ DEF_FIXED(".pllcm33", CLK_PLLCM33, CLK_QEXTAL, 200, 3), + DEF_FIXED(".pllcln", CLK_PLLCLN, CLK_QEXTAL, 200, 3), DEF_FIXED(".plldty", CLK_PLLDTY, CLK_QEXTAL, 200, 3), DEF_PLL(".pllca55", CLK_PLLCA55, CLK_QEXTAL, PLL_CONF(0x64)), /* Internal Core Clocks */ DEF_FIXED(".pllcm33_div16", CLK_PLLCM33_DIV16, CLK_PLLCM33, 1, 16), + DEF_FIXED(".pllcln_div2", CLK_PLLCLN_DIV2, CLK_PLLCLN, 1, 2), + DEF_FIXED(".pllcln_div8", CLK_PLLCLN_DIV8, CLK_PLLCLN, 1, 8), + DEF_FIXED(".pllcln_div16", CLK_PLLCLN_DIV16, CLK_PLLCLN, 1, 16), + + DEF_DDIV(".plldty_acpu", CLK_PLLDTY_ACPU, CLK_PLLDTY, CDDIV0_DIVCTL2, dtable_2_64), + DEF_FIXED(".plldty_acpu_div4", CLK_PLLDTY_ACPU_DIV4, CLK_PLLDTY_ACPU, 1, 4), + /* Core Clocks */ DEF_FIXED("sys_0_pclk", R9A09G057_SYS_0_PCLK, CLK_QEXTAL, 1, 1), DEF_FIXED("iotop_0_shclk", R9A09G057_IOTOP_0_SHCLK, CLK_PLLCM33_DIV16, 1, 1), }; static const struct rzv2h_mod_clk r9a09g057_mod_clks[] __initconst = { + DEF_MOD("gtm_0_pclk", CLK_PLLCM33_DIV16, 4, 3, 2, 3), + DEF_MOD("gtm_1_pclk", CLK_PLLCM33_DIV16, 4, 4, 2, 4), + DEF_MOD("gtm_2_pclk", CLK_PLLCLN_DIV16, 4, 5, 2, 5), + DEF_MOD("gtm_3_pclk", CLK_PLLCLN_DIV16, 4, 6, 2, 6), + DEF_MOD("gtm_4_pclk", CLK_PLLCLN_DIV16, 4, 7, 2, 7), + DEF_MOD("gtm_5_pclk", CLK_PLLCLN_DIV16, 4, 8, 2, 8), + DEF_MOD("gtm_6_pclk", CLK_PLLCLN_DIV16, 4, 9, 2, 9), + DEF_MOD("gtm_7_pclk", CLK_PLLCLN_DIV16, 4, 10, 2, 10), + DEF_MOD("wdt_0_clkp", CLK_PLLCM33_DIV16, 4, 11, 2, 11), + DEF_MOD("wdt_0_clk_loco", CLK_QEXTAL, 4, 12, 2, 12), + DEF_MOD("wdt_1_clkp", CLK_PLLCLN_DIV16, 4, 13, 2, 13), + DEF_MOD("wdt_1_clk_loco", CLK_QEXTAL, 4, 14, 2, 14), + DEF_MOD("wdt_2_clkp", CLK_PLLCLN_DIV16, 4, 15, 2, 15), + DEF_MOD("wdt_2_clk_loco", CLK_QEXTAL, 5, 0, 2, 16), + DEF_MOD("wdt_3_clkp", CLK_PLLCLN_DIV16, 5, 1, 2, 17), + DEF_MOD("wdt_3_clk_loco", CLK_QEXTAL, 5, 2, 2, 18), DEF_MOD("scif_0_clk_pck", CLK_PLLCM33_DIV16, 8, 15, 4, 15), + DEF_MOD("riic_8_ckm", CLK_PLLCM33_DIV16, 9, 3, 4, 19), + DEF_MOD("riic_0_ckm", CLK_PLLCLN_DIV16, 9, 4, 4, 20), + DEF_MOD("riic_1_ckm", CLK_PLLCLN_DIV16, 9, 5, 4, 21), + DEF_MOD("riic_2_ckm", CLK_PLLCLN_DIV16, 9, 6, 4, 22), + DEF_MOD("riic_3_ckm", CLK_PLLCLN_DIV16, 9, 7, 4, 23), + DEF_MOD("riic_4_ckm", CLK_PLLCLN_DIV16, 9, 8, 4, 24), + DEF_MOD("riic_5_ckm", CLK_PLLCLN_DIV16, 9, 9, 4, 25), + DEF_MOD("riic_6_ckm", CLK_PLLCLN_DIV16, 9, 10, 4, 26), + DEF_MOD("riic_7_ckm", CLK_PLLCLN_DIV16, 9, 11, 4, 27), + DEF_MOD("sdhi_0_imclk", CLK_PLLCLN_DIV8, 10, 3, 5, 3), + DEF_MOD("sdhi_0_imclk2", CLK_PLLCLN_DIV8, 10, 4, 5, 4), + DEF_MOD("sdhi_0_clk_hs", CLK_PLLCLN_DIV2, 10, 5, 5, 5), + DEF_MOD("sdhi_0_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 6, 5, 6), + DEF_MOD("sdhi_1_imclk", CLK_PLLCLN_DIV8, 10, 7, 5, 7), + DEF_MOD("sdhi_1_imclk2", CLK_PLLCLN_DIV8, 10, 8, 5, 8), + DEF_MOD("sdhi_1_clk_hs", CLK_PLLCLN_DIV2, 10, 9, 5, 9), + DEF_MOD("sdhi_1_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 10, 5, 10), + DEF_MOD("sdhi_2_imclk", CLK_PLLCLN_DIV8, 10, 11, 5, 11), + DEF_MOD("sdhi_2_imclk2", CLK_PLLCLN_DIV8, 10, 12, 5, 12), + DEF_MOD("sdhi_2_clk_hs", CLK_PLLCLN_DIV2, 10, 13, 5, 13), + DEF_MOD("sdhi_2_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 14, 5, 14), }; static const struct rzv2h_reset r9a09g057_resets[] __initconst = { + DEF_RST(6, 13, 2, 30), /* GTM_0_PRESETZ */ + DEF_RST(6, 14, 2, 31), /* GTM_1_PRESETZ */ + DEF_RST(6, 15, 3, 0), /* GTM_2_PRESETZ */ + DEF_RST(7, 0, 3, 1), /* GTM_3_PRESETZ */ + DEF_RST(7, 1, 3, 2), /* GTM_4_PRESETZ */ + DEF_RST(7, 2, 3, 3), /* GTM_5_PRESETZ */ + DEF_RST(7, 3, 3, 4), /* GTM_6_PRESETZ */ + DEF_RST(7, 4, 3, 5), /* GTM_7_PRESETZ */ + DEF_RST(7, 5, 3, 6), /* WDT_0_RESET */ + DEF_RST(7, 6, 3, 7), /* WDT_1_RESET */ + DEF_RST(7, 7, 3, 8), /* WDT_2_RESET */ + DEF_RST(7, 8, 3, 9), /* WDT_3_RESET */ DEF_RST(9, 5, 4, 6), /* SCIF_0_RST_SYSTEM_N */ + DEF_RST(9, 8, 4, 9), /* RIIC_0_MRST */ + DEF_RST(9, 9, 4, 10), /* RIIC_1_MRST */ + DEF_RST(9, 10, 4, 11), /* RIIC_2_MRST */ + DEF_RST(9, 11, 4, 12), /* RIIC_3_MRST */ + DEF_RST(9, 12, 4, 13), /* RIIC_4_MRST */ + DEF_RST(9, 13, 4, 14), /* RIIC_5_MRST */ + DEF_RST(9, 14, 4, 15), /* RIIC_6_MRST */ + DEF_RST(9, 15, 4, 16), /* RIIC_7_MRST */ + DEF_RST(10, 0, 4, 17), /* RIIC_8_MRST */ + DEF_RST(10, 7, 4, 24), /* SDHI_0_IXRST */ + DEF_RST(10, 8, 4, 25), /* SDHI_1_IXRST */ + DEF_RST(10, 9, 4, 26), /* SDHI_2_IXRST */ }; const struct rzv2h_cpg_info r9a09g057_cpg_info __initconst = { diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h index 99bc08bd7cc1..60016b6122a9 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -31,6 +31,10 @@ struct ddiv { .monbit = _monbit \ }) +#define CPG_CDDIV0 (0x400) + +#define CDDIV0_DIVCTL2 DDIV_PACK(CPG_CDDIV0, 8, 3, 2) + /** * Definitions of CPG Core Clocks * From patchwork Fri Mar 21 11:00:10 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025260 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id D70BDC36002 for ; Fri, 21 Mar 2025 11:01:19 +0000 (UTC) Received: from OS0P286CU011.outbound.protection.outlook.com (OS0P286CU011.outbound.protection.outlook.com [52.101.228.62]) by mx.groups.io with SMTP id smtpd.web11.18699.1742554871293291496 for ; Fri, 21 Mar 2025 04:01:12 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=Q6LcVJm4; spf=pass (domain: bp.renesas.com, ip: 52.101.228.62, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=iqJDnW4Qen3bQ9tVnaQlZUTRAfjZ4Ajd2DJnx9ta8VJBAWonj85EdLLMEFpreZoEe363gZTqTFr3DO87EsH361gR4j3FRLN+ZSt8MlTGZyIsha74Eqp05atRmlZDmBEa1tBnMwNFbo1Y7ePffaYRpuvBqK11Vc8TTnZc7zZCab0EvgtIY3c6Rit1rTiDQp9gLiYqRYOFH5QOpXjqhmw0PlcrKEfNpjnj30IrDC7hHPAYNt6j0ozzUYLXaKraIiR/4HDDt6kumQwCU6Qxknlm3+uLdhJN1lPXziLHwxACRlT6CDJfazQtcoSKKtzScH3LgBMyRMH2WN4EOf/QDt7leA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZiOzVxFqw9rIgw1eiEkE7MEhhnDmkz05nESDGRf1AUE=; b=rhdx/m50GYgx/EBFUrLMKLCjAkEGygF8MEoi4k3wiFM5sR8dFRaS7e7bGfasrF91D/08xCTHRsDQNZzSRMUCJYcWST4gO4kSrWbjJOR+jCfKpmfAm0xutwPC0qCYAcPnORnoW/2+5IHLUcodiQXy7Dq15KxB37Z7GvpgD5GtjSKbP0cJQt6fZwdRPzsnUpp8rVwSFp99bezUymX7d+4vNhtnaD9mXHLjvgwHHCon9bdQKrzjXVrBDdkP41obEAwd5eDMhlIecrhHla/zEdLjCS8eobt9LS6tb7gi6d4VG2oIIUxNJBpRS0zdGbyyc/QGo4tNvse0qtt10SCWYyxiZg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZiOzVxFqw9rIgw1eiEkE7MEhhnDmkz05nESDGRf1AUE=; b=Q6LcVJm4Ajm9tsrJq+iMz1iARBZllchnx6bZSYk55KGBZcHNQFGmpw/lmR/F5R2PoIO7YANvYC904YlLSQHadlxTwA9k3b8YbS8Az4IzUJehrrjzYtuohAMcjkTJ1OUhhod+c2pbhLxINaYvl5BPgGkoAZtRr8gMTADi3PDUFaI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:10 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:10 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 10/21] clk: renesas: r9a09g057: Add CA55 core clocks Date: Fri, 21 Mar 2025 12:00:10 +0100 Message-ID: <20250321110021.3612805-11-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: 818e41ba-c75d-48a7-26a5-08dd6867b02d X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: jhGURHsjjV/w9/8+kizuhqPZVPsRr4kACvwrtjbuE3K7p8t3L3se5B9E4Hofeec1XMxgEeAlGMIXKWZdku2+pFCRB5AcwY/yLhbnBPgorl+7xiSV/W9aJnkiyS4JkNpIOFxjwk8zf1l3gQV22mMQcNBkoABouVit+Hykm4bd2GmdEEM27ets32HAzhw/ZIg4RPHJWUzt7Ui0VlhlM0hF89pgCnV8gbJG7HdhEB/VWxuEmTWIuI4oZcOLU+PRjYuSLDtGvT96bSQ6Ep8PpSpDW1w+FhMNPwWbyetYuakOVxW6IcWxCjtFowiFBBgAi0lS8x71DroY9QShP6jHUQIbK0pv4ymcAYUdm0OrzII26uEQ8i2KaAhR55ya730rBgpGKqQaba1O/IfH2333aFvM+rBCFfENp8oMPPyebd8Qw4KsfM+oKKz2DqQeav/ohiVg0WI4myAlqTCGvSmwIFkTV9/kZQhRIaa998CX7cif9Fr/Fg4wJS5E9NcQVh1I+lVkjXLyY3QxgqH9XTk46GrntPtMurpofoJKxnyAPa2fuPcjKxj25SUw9WuDIo1SNFI59PzE7avHyVkATnHGW5fzw92NQJAikJUrtXolY7Q56pbe9MyL6k+pFeuYQQZwgyJTrN6XQRWJQwbsm+huE0SfZg9lZNWnEARtgMkx4O9sgtan6Xa8NPOqaMwctDYZb/IEoq7clUkguC1fyHAU8NSU3t6lq9bzoiQ5AHY4C9Su5iULcKfmZxTH345+zC/txFNlw1+8w/r7dqZqQFy4BPTWx6e4OL+RVh296t57KGLuDbuiDbHnR2RMpqeqCbitZAiGF9fhvRT4nIGeSwlBLN2GpsPTJyQfSm6Sz51MJI1cTLZfEETDXPs2lJ+U1eFP6bLJzxOk4uM7/PSB9iygfOanTZHaRdCNwHOpemM4oVqlm5bZUgEhpIxSz5S4XoBA6oiMsiUVL+wXgBz9z8wYp7GYimaTj+Ju5g5PaF47Q9pxUYr1PpKPbFrpvZ4SAj5xKIgp5PeUosO/rXIC3xxSjrQoKmR2T0B08QZqV3/2ZheVQ0x3ZcuHNuzdQEL4j51R43UNlD/xeNXmo40TI9wkAvNq9A9FF6aXB2No13StZz3M22vsK5Q7cXFaA+TpkpGv2yj56+134hbDJZuOvs6u39lzVgoXqtoI5AsdSRMVvCp6FyaAUmAjNmQQribBwdaf6qySxpY9ChTLXGhtOL70ZZZbr3fY8zVInzQEpxOVS4QS4VAMoeFxjV4yEbNpAiRCMFIzbvpjBGjXebUzeQFJ/4gJ4ZJ5I4Z84Nv+Z5ETHvcaJAbSW2lHqhy/TyNzJlibqOxXQPQCMhZCAkQ8uH/Nio/35UVak4mB7NDUwsD+D827JmN4O10FpRNVP+juHnHybjrnqbR73n5mpNce2IIwnFVL9MGXuer9URlBpMNz9bY4wnf8E6E1BJwAySPBDBf/mg10 X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 9LbiHDB6Gq9ySnkGPkHECjutWx5n5esTaM7bKJIzCsow7Ld6xo2/4J3Kb48vIfxJ75lNT9vmnrP7MMuii7JnUgGLj1fBeaH4pil9iGqB4v5P/wLnhymmfCTzwoTNLbc1IH7Za01KLNSSwYR0kl9QTHy/rhf6twdEC0LuOUM4K3vJ7JDilGX6CMNa9DpoCXuBkcZCTXoN6Ja3RdoWzXRCykgJTYg+U/V4ZevQ1Ph251pKmyBkQsqI9/JD4ENA/9JTWah0ITI9Rj8X3BPTLuSfQpwCpsWBBse5i4T57jAROzuCteJP4GhNU0lgh8LA2lNHHRDrSbAh8+phK1ho8Rqo4jOF43GZWX8TMJ+MeXe2e1w8mx63WFPPRmmAkmJC+hiByvlm6839hK2/yuxKbRzozpkW1V4Tw9vbS4dDtPsH4V+sVJYnN5WoeQbD5UE3M1RkQ7ZQ6ZqQiwzM+a1JGmrso7aELxpdL6+Oybemc9HHUoyH1dwMe3sOwur8Tip82GGoXoA3g6k9Qrl390udKvpG6ZIzuR/QvcC8CeFNZRt4/DSZljgbHo4xCqZ4kv6a+HOJBiY7IZleoAjzUYcC3QR1XRRxVPSdcTCMFg4esTpFT/pppQe9rVoVlG9AsPSzNsfKeJbjwRkFX5et1FLjBi9ZMwlT0IHnmsn4sLfC9QHALlOFpLYwMcq2cSKQkPrhK0zGWuA6Fe5dHJexWkU+KhNxkvudQglGOb455tKILaOTSJJccWJfKYnUtIZ3zRfzcq6Q+buwLIbtaZ+yXlp7CLXUS4xPI4J7T0bbMiETkShd6tzwayRjaNsWW1zRO4Mnpxhytx0/3NwjlrJEMZKp6eWyiAlpo5p+cvhdXUI60f99zRJjgcLYWIvj9bDiVuU/plDsEIZW56Txy0pWXQSeJ9Y6o1aS8FtRuGebcMkPY48CLKDRaDcSKMQjoSJpUeyLcF1fm6qTbQVSrQr+hY5pq3upr7yqRlLLGkCbeizB0QLqDs+t6EXvd06lhutMnKeriEjQ7xngSNMelfbpW5ocAj0RweU8J+sd6ap/kZlj/RNVq8Y8SXgvhb0WxgJOMvJbtkqJCIokETAIEmLkjMGoWVYURgaV0QN32sa84P7aR3d+fNiHuRP6ysiii+gHf2rbK5B/9HLTIYMlqGFf+jDYeE8aXbOwzg1VoK/D5zE73fws4VjjkELviSnYY2qEoBNKwj75np1Cf/DiYuz+h36W/4byawIgtnMpmB3gSqD+ohjW4FW2u1/HoGvz0XOfv9u8iVeTWavH5Uhm7SsFZa5cehKmxqQsSARyRCbiv35OJmszYOCh2DmP2QRHSZZoficZU5HYpq/B6C6Y6cEsDj8nFPIv7ZNKz3maZDSjzkpxJlEqBY3khbobP3A6DhSuTZovH1wugl8gQi5Ulec6X+6WZiLfN3cfF8H5DR8NAnKNdqy7hX8135k7B1RxoZuDnObeL8MPOcBIvy1hl8t7DJYs/MaYiVMP2RBOs4BUiJfBimLW5+jjiLYJzB3Au9wG/3rrj2CbddI8/wYAMGfTg00w6xXC3SsN8Kq9Blmf6GGxH68znSRVBN3/1/xFYk6atFlnsoMDjRTXz6l3LELhuRSH1gupEPjRcgb2hVr8wb3+5hGSZj4= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 818e41ba-c75d-48a7-26a5-08dd6867b02d X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:10.6348 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 7mC1LHx9TpGL68FKQJffuqJS9WSn8oq1FTna7JPvf025XKb1mjxLe68cAnJn4YMvguAu/g8lzKAvH0jsYbUD7FHPllB52ZUVqht2V0u9ezFmZho8PFwc3b88sGLptDKA X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:19 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18317 From: Lad Prabhakar commit 8cce33aed0b6383e91bb9d26dae11b1293101381 upstream. Add CA55 core clocks which are derived from PLLCA55. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20240918135957.290101-1-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/r9a09g057-cpg.c | 16 ++++++++++++++++ drivers/clk/renesas/rzv2h-cpg.h | 5 +++++ 2 files changed, 21 insertions(+) diff --git a/drivers/clk/renesas/r9a09g057-cpg.c b/drivers/clk/renesas/r9a09g057-cpg.c index 3ee32db5c0af..a426d0aa4592 100644 --- a/drivers/clk/renesas/r9a09g057-cpg.c +++ b/drivers/clk/renesas/r9a09g057-cpg.c @@ -41,6 +41,14 @@ enum clk_ids { MOD_CLK_BASE, }; +static const struct clk_div_table dtable_1_8[] = { + {0, 1}, + {1, 2}, + {2, 4}, + {3, 8}, + {0, 0}, +}; + static const struct clk_div_table dtable_2_64[] = { {0, 2}, {1, 4}, @@ -74,6 +82,14 @@ static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = { /* Core Clocks */ DEF_FIXED("sys_0_pclk", R9A09G057_SYS_0_PCLK, CLK_QEXTAL, 1, 1), + DEF_DDIV("ca55_0_coreclk0", R9A09G057_CA55_0_CORE_CLK0, CLK_PLLCA55, + CDDIV1_DIVCTL0, dtable_1_8), + DEF_DDIV("ca55_0_coreclk1", R9A09G057_CA55_0_CORE_CLK1, CLK_PLLCA55, + CDDIV1_DIVCTL1, dtable_1_8), + DEF_DDIV("ca55_0_coreclk2", R9A09G057_CA55_0_CORE_CLK2, CLK_PLLCA55, + CDDIV1_DIVCTL2, dtable_1_8), + DEF_DDIV("ca55_0_coreclk3", R9A09G057_CA55_0_CORE_CLK3, CLK_PLLCA55, + CDDIV1_DIVCTL3, dtable_1_8), DEF_FIXED("iotop_0_shclk", R9A09G057_IOTOP_0_SHCLK, CLK_PLLCM33_DIV16, 1, 1), }; diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h index 60016b6122a9..0723df4c1134 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -32,8 +32,13 @@ struct ddiv { }) #define CPG_CDDIV0 (0x400) +#define CPG_CDDIV1 (0x404) #define CDDIV0_DIVCTL2 DDIV_PACK(CPG_CDDIV0, 8, 3, 2) +#define CDDIV1_DIVCTL0 DDIV_PACK(CPG_CDDIV1, 0, 2, 4) +#define CDDIV1_DIVCTL1 DDIV_PACK(CPG_CDDIV1, 4, 2, 5) +#define CDDIV1_DIVCTL2 DDIV_PACK(CPG_CDDIV1, 8, 2, 6) +#define CDDIV1_DIVCTL3 DDIV_PACK(CPG_CDDIV1, 12, 2, 7) /** * Definitions of CPG Core Clocks From patchwork Fri Mar 21 11:00:11 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025261 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C2F0CC35FFF for ; Fri, 21 Mar 2025 11:01:19 +0000 (UTC) Received: from TYVP286CU001.outbound.protection.outlook.com (TYVP286CU001.outbound.protection.outlook.com [52.101.125.44]) by mx.groups.io with SMTP id smtpd.web10.18690.1742554875918275740 for ; Fri, 21 Mar 2025 04:01:16 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=XIjCErrm; spf=pass (domain: bp.renesas.com, ip: 52.101.125.44, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=eHiY6YDLGyXzcgiKhqdUWRt6WYyWavKMcgJtDSuKGx/YOCAncqoJz01qCi+bwkF7Dx1mKfhXWmicOfUtI+SUVh3nZkQ+ejTiX6pd4WOE2ylfIxesU3/Cvl7o9hGT3Xe3+WvHsScYR8Dnt/pzR6fOsgFD+IyROoQ0XgW7yBTltzJTDYby8gOo0r5VcDJjp9lQj1d/a8jAkOyWrYn/QKZfDRrTVEIGaDKbeGjQGlCNBTiniAgjCRmSYIXfWofv3Tqj5Ja1BhWti33e0q4IzjFh8dyPVWTt9znsSPUfA3rKSlYgmxrJ06z3XfBfShg1KJA7xQeJctx/QGXhd+ly2tHaOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RH/ESjptCYxOTolqywNsRKiiHR8f021b7aSXw0LVu10=; b=IRjzEesvQyrt1+AKQYGcpzWk6qolESiE2jDpZbhoDu+Te9g2ZBVZkpL0MIkZyjrztmogAPDHhUClccbt2amSMxsel3t3vzIQ0iyRBzsf6VDUPfcfVQWFssGYKAjl93J6uu6Nb8z5Jce2s/Sm1JZEeQrSQe/N7niN3BhQKP+sflvvYsjSK2fB8DrJ72aq1leq/JKxu/t/lIQvCaJLQK96mMsigBYAoDczkNgovokx1S3q8Mw8o5iO6si6fsceJqjeave5bNRmy6xxPBpknoAJp88EwWobEn6UTl+Nklw+kuppr5LYqq3rcgUVuj8BXTTUHVcRaVhtOElpZinDaUeNow== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RH/ESjptCYxOTolqywNsRKiiHR8f021b7aSXw0LVu10=; b=XIjCErrmzSFem49czEfsGEqJldYBFxN4pcsLTRQ44qsWrFn22k5TvJ9ATBb6O1/eIpeqVmw1nnIECa0K5YSK2Ye5O4fp/C0320cfqaM+lO8uo3x4zdS72hUPkz7TWTa8+cHRhaxtBQzmLGgMqj9XP9TjU6W2cUZi7f2uuvmn+oU= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:13 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:13 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 11/21] clk: renesas: r9a09g057: Add clock and reset entries for ICU Date: Fri, 21 Mar 2025 12:00:11 +0100 Message-ID: <20250321110021.3612805-12-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: 77246e0d-cd19-4773-2950-08dd6867b1e9 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: O44zSpsk/fTY9l0GdApqC0tu4eEDCUUTVSerE/lFcKSisMLNkjimbZRR8QLUhSZSknyh6NvFaNMg2VmY0apuwvQkw4r/igK3ZWwjKPsuzEBScET2HIkPO2OWk4MqXbwKy+jpeFE7QFeEwWso+LUt39t5jYad1AGfjrmyY8kkI5U+q/2ph6PH9pOIfHrHJepd/wkEjis91XTrR6uC9XwwqzeHD2m4Uzqvw3k2hmj6qIhzri6DLgMMEdIBt6VTREmC7GEakTH/U3lTKjSmpc3OOfdbdQ+N2nuklMyzxNxnD9y2L9RQlShUsKsAP1vbCTBxA7tL+Nx/hY9K+lAkGVqSbExyU5Ud5jWknoSXnfO+IY+zk+CPBVGwXyaPdbbowydMhHr+DgkeBw7hLCbfLURwU1cFxxRpcWhw6kp8WbSNMoiLIQpdc2gdFf/JTP3HnYNs+dFAWRi0mln2GyaU0hCKaS+15uYzySgqJZdz1avHkvsGXIsFkmCsM3rrVUmVCVraV6roReUskwPhJEXgmLi23UO/IPHEPZiyX/c/fNxHIH1tvgYPOMkUGpv/uu4nclSufzBw7bUgjL9fYtKqIbkicfAvJ4t/iUEtfBafIh3MkEUpdfwYXIWfo+Uzawi5WwkY2ggar43ZN4mz/2F6PJAs+JS/wpPyglQdYAEhJ0AvFJLR7x9TSfkExzG7EgCck5kGseWHOFXcO0+COodjQUea4j3pNe3o/oFz9gxL41q66t90vvfU4UQBFboOAV0zPqAlvDF7ZqoQS0eQLp1geTUm54yJS+SxmUA+9B9JVjMY9ksFbjL+6cI+zW/zGDwK9FEkNBf5dWhQFTIBk9i+mYg8Y+dnWYItLPqN5kaHodqQwGMy0Yv/git9v478UvykuZGPuCU0JY+R+A0HS82twOfhtbotmhFvGpXcGvTkh6rQnIOg3jRcDOJqRKfXUP0+u/cec7q6XORHXWSsJJqJbzUNMGb25jFllwz0tKbhji3cnrC+W/iHq8YSAOm/npT46rCDO42WeAuPP6ZyQ5aBttcfy9LyJE+dbacQl0mH4L0Xq1YYhdSYlfeyfPzmzsLoaJWZpnLjzGYu69hEn2nuWk5if2f5/szauROgnp4vDEvDZcYMe2IqNalXRb8z3aO4cdFpZC1SDsw6yrqZg0VSlWAzj+Qr93NXgFRqkXEw4XtWgfTcV4L84OJ00d/l7vjvaDyCMSZZn9WW/Dr+nDmdEyE7Na7yrgoqAIS7UxwT2VH/wluVRa5NFcOv6L/z3v4h2gLReWI7GE8IoN6G05YPMp2IxKygRQJvxh9xfEYq2kv+5qW3Mj4vJvY9jmv8EVzLXannl07GCnsbJcWYtY0THJ4EY1pHV8ww41sZQmWa2JDqTFHbvPW6PuduNJKBhFPJdJbZBSHtM3N5ITs7luaXwVJ0ANui61DzwrI85QQVT9rXxEDe2WYXBi+Sg31unOQCt3H2 X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: Ol6OqgYIeizET8xBQUp6WTKDOm+TUfMaGATeUe2MME0Inf2B/RpMKSiN6bzxsRL814afEPyj8ZNpH4KLIh/VCzv08t1tZYV2qDbmJo0DthC9KSASzeAqcZNWfqOf+GUFvDT7suhlDE1xPN/KrI8ln5eQaA00vPUg6dzajpjvRU3uj0B+IEpziSHmH+GyaMYei7X3uhuvKw7ueKnVx/LrxwgDNhVBLbZaFAWzD88sS7o2He4cqXt0iTbkwUZzWgW45J7bGOSJA829XoUczCiIuis62uzicYGDwZ4BY0wavO+pAcvqQjIdvwIQirZvacLugvoa8YnbuJxxWZxRnR8kOXxYZxcNkKGZjK8lcnbqQ8RdU50NswuFNxvyeU0QALoVDG+78f8vmWYIiF+rbpqZOkOA/242UmQN9vV2gtPlHEdc+m65ACP6mDjzbgz7XoDmC+gebD3IybOKKxjhhB4lCDxo1k2MQQs7kdOF+FxroUr6A40As3QpnaYYNs7XgISRDarXdck/pbv6cS+S13XLi0sO7/o+NV1lpWwxXWZL9yrVLzoV+tVfAex8Dt1K2fYwpa4r+mOGQAlC7/3eS71S9Cr6kGQDBZ/VvjYuAOEhnlWFh1tw3YWlVAKNL1H2gvWR3WL8mFwixfGgYKgvnon60mqyCORWfYeJXtuscRw6+ko+PmC7mf9ZJVTBXTgOmEueNH4D9jrZgT+StbK4PqQDgQ1m57dDvzm77eiW8by5caUxfUNOVJAQDyTyxe3+ddU9IZ4UY5YNGLOGFw2Pe2ogoMCnx2msUCH2aBWRLCQfZRu7XHnFerU8Mp+epfVuPolP/PDGtHRmBraSTNXrRroNhxWZHkc51RaJO3Jv8wvKlT2R72PzdrDY0UydiU79XBgKbsNMi0mbdIwk099iPOwcSypVsxyiVfsbrpXCzDJogedtWnFX5C8x4jodrLUhNlvPS/V52QtMIQb0BeHG9jdVaD7a7RkDXkFrL5CoqoZtEYbYnvEVWhB/IWBqjvSpxX2PqaLNgFPVvJn6DUl0DM9wEyttFMgLDIY3cJFAti7yeZZ7LeY2e2sv4dGI9lMA79Wkn2bN56OpIlcl+/ewTlrhJNaVDKPMqvfEh2tvXKPiMwm6LenOVbsBrlZYqTu8m7MkU4jPr+f1zSqygLJjv700DF8dAt3icbXFTYXcskpjxreSeYJjd4S+AW/qsscQrA/EveTyIFmn3LGTINk/O+8l4GIQila0RXQ9rjNe/B7zoAw0uQkKGFOOe5oo5DnjvkrAtLpfqvt3RLCJjwqDjefzeO/9P+RYxkQWZFMNFnzJ81EiBFCtKgEXIrBBncmHNB0UumEkgk0BAIml4jGA8hBlHtP9i7UV4pupSEci8/BS4DBzlN1RMbbOE1g4aLz6iHuMeIuoCGB+PFwgh8RawGPV/K6GzzE8F3mLYr8R0jvIa6RRUd5oqe6Tq7Cc+OZni1HEbj6MPrEzUmDp1j77/ostZ0du7s6eOacC/oAX6qoD4ZdC5ME98c62v4watluT2+q2tzwqQ4lFG+TMs/NqonNbd8H+OuxncBy1b5m1VdL8pX9KAaOaIbpsLyDmAeYVaMvTnVGAmTFQa/djQ3thtcqyoIEFNChXPxUkNJJ/tpqP+vg= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 77246e0d-cd19-4773-2950-08dd6867b1e9 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:13.3194 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 9/xXmxZqRT+hb2M/xn4qKcA+wBrP6/ROadtY25ZCK5Jpqiva0Mm4xgh/ycU6sXK1CUD3K5142vlwnyb8KG6WljaPEM8+Lag4pEjMUGn4PFbKJk3Xf6uc4xeh3vN6V7ZG X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:19 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18318 From: Fabrizio Castro commit 44d13e198cbf031fdb8cb20b6bbbe82adcb951ca upstream. Add clock and reset entries for the Renesas RZ/V2H(P) ICU IP block. Signed-off-by: Lad Prabhakar Signed-off-by: Fabrizio Castro Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20240930145244.356565-4-fabrizio.castro.jz@renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/r9a09g057-cpg.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/clk/renesas/r9a09g057-cpg.c b/drivers/clk/renesas/r9a09g057-cpg.c index a426d0aa4592..7c4507fd34e6 100644 --- a/drivers/clk/renesas/r9a09g057-cpg.c +++ b/drivers/clk/renesas/r9a09g057-cpg.c @@ -94,6 +94,7 @@ static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = { }; static const struct rzv2h_mod_clk r9a09g057_mod_clks[] __initconst = { + DEF_MOD_CRITICAL("icu_0_pclk_i", CLK_PLLCM33_DIV16, 0, 5, 0, 5), DEF_MOD("gtm_0_pclk", CLK_PLLCM33_DIV16, 4, 3, 2, 3), DEF_MOD("gtm_1_pclk", CLK_PLLCM33_DIV16, 4, 4, 2, 4), DEF_MOD("gtm_2_pclk", CLK_PLLCLN_DIV16, 4, 5, 2, 5), @@ -135,6 +136,7 @@ static const struct rzv2h_mod_clk r9a09g057_mod_clks[] __initconst = { }; static const struct rzv2h_reset r9a09g057_resets[] __initconst = { + DEF_RST(3, 6, 1, 7), /* ICU_0_PRESETN_I */ DEF_RST(6, 13, 2, 30), /* GTM_0_PRESETZ */ DEF_RST(6, 14, 2, 31), /* GTM_1_PRESETZ */ DEF_RST(6, 15, 3, 0), /* GTM_2_PRESETZ */ From patchwork Fri Mar 21 11:00:12 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025258 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C6462C3DA4A for ; Fri, 21 Mar 2025 11:01:19 +0000 (UTC) Received: from TY3P286CU002.outbound.protection.outlook.com (TY3P286CU002.outbound.protection.outlook.com [52.101.229.30]) by mx.groups.io with SMTP id smtpd.web11.18707.1742554878709827679 for ; Fri, 21 Mar 2025 04:01:19 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=p+42cPy6; spf=pass (domain: bp.renesas.com, ip: 52.101.229.30, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Njw2e4KpfnqBUyi8v/qRzQFvcoDZoM0cK8IfI/VwIAt6jS3uBl5JIt6/vm0mH7WMiT58SjXFGyOtjr06z4w88PsQSiv5YjLc7qFwQyoPCr71btlDnDjnvZ01+XjuOoIDZ4hDkujMs+8kfwu/UCELoTCEmz1m2dPPko2vQLXsvMCB/1cjsKVMaPYyR4pMVo70OjqfrBtKvODYzcQlqzc0svMOuKCOcnIQmi+aKsiv25BM+FZl3CaLzorSmtvvfi19d/zWGDlj9Q1SH63WhsJGM4aGIAA7s5MnPBtL5bQ2O9sDROY+8nZp415O/2+Rce+eP57xiFdDKLDpC1ctWcWcPw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=oPbGTuEdRTNVwJhVxFodmmLgie0WAFzJWot9r4gyK58=; b=lNMzjuaY1EjOI0IE9fO7aKYGH82xx7zH1z2/scpTjsj64m9KOxx6i2QIL/FHrqs+r1lZnsQsLIZFCCtOLzUi3ULQSRkqf1cx+C3ODnS10BhRXg4l+rmYHL4I+zpxqZQs4DsaIGVaLG4Hb1QAFvdcmCCEypKR8EPKo2WVJ+MYLV+ktHGfPoTAdR9PPzQLHDZNxQBuXaQYvcsXNvcpUKTcPy5aln9i9S6NJmjTNEXPKbxh/apUCGWezgc+sp+G7f226NCS/MnAmpDg4BfZX+wNOHbYWAw8Rtd+eWcd+FLM5EBFBLhnPaZ2NtxMPu5MK3kADvbASd0UjEdo/i24yyQqgg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=oPbGTuEdRTNVwJhVxFodmmLgie0WAFzJWot9r4gyK58=; b=p+42cPy6Y87fRlEOOW+7I/SiOQzeBRC9ipnGUJ9W+xTjP8BZA39MynmXhVMoV15qiMp3Q9SncBVOgiv8c+RlxWi+HpZpdjWyNbuhB/7dMgdH1xjL2gzfI2nPo+hDm7dQmIOL7AOZ1gdJ7UQWM5eo6eLhz+IPUFnQ9RvKBq/iowA= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:16 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:16 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 12/21] clk: renesas: r9a09g057: Add support for PLLVDO, CRU clocks, and resets Date: Fri, 21 Mar 2025 12:00:12 +0100 Message-ID: <20250321110021.3612805-13-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: ade5c71c-ac24-429d-c105-08dd6867b380 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: sbFFMeC86XzLqx3cYiQcXdq0PL0XosVYh61uPn2+jZO5pA/bzQ5Phthwk1ku1UlRxc6rEkpujvD7FaKg2nXWpzsD5VOvKtfA+ccgt10rSOlEZdUwlYBHv6jfxe5brP6HaIobsVtRBan7xSyJkqEfD0EM1UV/FN7k5od/Vm/axVH3B8XWY5buoZjtyqIsETxLgDVZb5c/NdSkoZWxi5M9N8g4aVRLSWyagSkbVhmLZQB2jIB4KOu4XvZXRISxq9YFwerJ7eyExtgpX1Ik+GN5Orehw72ayPxv38bGDY1/PdfNW5l92R2r+W4IO2g+j9aagNTqAsCAcMEr97Ge+EmNZE7gAC6g0HMSLgz4esm0jk3fhyebW48IdDyMnm8bXRQkC3MpsabpAb8v4F5LsE4oF433HZko2ZVkJV03BYUGm2hXA7c+DCTwhgmIW1DuWlcAE9xBZVFdYqqqaR2iN4VOuFkLpzswqxU1WoOEYEbIyULjvtyCyxFNihzWFAAlnlrUUvngKtUZDCDA4XMfEcJtLNBtbs1xK3+tCk7MonCkitKBAidYGG77A8Hr2xZJE5ErUIYBIRLAOPQ8lW+ySD5xH3HDK/3JOm67P7U6KcWU5SP/6mpnLoNPpoqlTSkG2FDTfRZQXHuyH0Xq939c7FpnY0b0bjGlCNsPp0GUYT3FX5qpsViZByaKP6s1uRrnH4GRiI2AkZHa5pYpOrSPTNDhYmrrT1cfkRdW/R2vKfQnY13HadRCQm2pAfNIa2sEQG+z39d6xaosXe5kwNA3ZIrwuYM+4aBLmdoaSPy45+66XZkYY763X1eTi9QlB2FTzkwehkrLFmeoYs5JL8YiqtAZqyBwE0v3M/Y25pDGI6Q+DBg70UV9xG1abMZdc+UboTgow865A9ihz9MtypuEOJVviRmQXzsKqbgrgeHhtLwsZIn1ovZFQBbCf7jGRe2IxkAJTOJYz+WxLhjn6HadqtUhiEGTNs2MUE09qoxuCL6c6qClgmKOpyiCVqJDWLsT8AOvXG9mOVTGkzMUECjFX/4CFhqnb5UfTvgiB9lv7ApVDIi1MVcWMc44wpfkKgP2DYhwqarLl9LGmkGl+MIWBMsCIkW0a56HO0hXKkQRp+nffbSqKzjZbQqMF9GonT4Mezfx9F6Xyfr7Fma1zrtxJztQFG+fUT8tH14MMxhPIugJL9wrHNmCAb8GEIaklP1OnvA26TRV9016UtAF7aPmxyxUhIGBQdrTgxXEJcU5tlZ6eORVjGqx4rXX2Mcw3tk5Uut0p6zNvCSwKXSASvnNv7Nf9iQ1+iwSjqTmDv/cUg6lWEiayeqop95HSQJ7obNI3DydMBY8Y5hCUnyrpCtDjgpYN0tTbLO42NUh79qI4atJ9frlFuHl9Z1KExi1T8h2E96YIxfrlfECo4IsIw/P1WZW96A/kgZfYgWW/4UGvvJLhsTxU+DEI9no30yjPDffJS0C X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: wcb9yqGS+MwvEvuSJo5OBtxfjzb6mV0qpqXiw5bN+N2FRjDXpieAm9pg0ys4O94QzgmUGK/tVN6RYfrNxcE7zH+ZHIhRXQDEZfAwkVdb583YyLP672PKzSFFnjh1uOflIkmEiY+h0tlnj2fTmCDAYPDrs9uMp+/MjOTSe128ElilH56kUmBTgebqsTu1gm3dc9HxFuor/YEWyObYSESejQ6oxrYqAvCDH8XK36zaghTzYwdwxWNDqM1hN9w8JhIzZeSI7uhGwMMG4z0SNPw+kDGNLqgW13rK2R9Xm9RpJODeO/t5mqyCSEatqArYZiM7Ha0SnxZsMSKCsFDnHQ1FXcA/8x9SQTI2wCT4yPGsRoRgjy2v3P9tOllP6+jcR8+HmrECjoA+59LN8usHpCUGW2P00egHCy7WN8pS5Pip1gvAmub88I4AFCWaBEiDcHfZ7Oj0eMsYKiXFdyzDdWv+aF6RIM2C6yOrjfHt+CKBLVFvuKo8o2Fo8rkG/PX8/tsVCIy3WgPsG6qLCfL+D0Vu/j9D8rwQJhElVk1htoXKpS0WrZP3U5g7pr/Vbut4VDCz1EFpnQxqTtd7fe4idBBUfDv9j1yMgavaxM4HOQzjGFWnr5LlNSTXoeYUBJHYqI4fiW3zr7lRRC/bZ2TUAnIT+tZlylwzawx8RyL45na72cadeBJppdvVBSaATLLXyRoRmNzOGcIveqxQsv7nAaPvJloJ2gdhf7m1Za1Jz6mBlijzzxOglGDcVTZOA1eGFaOxumZBOIAsIwee/wsClv+38mGMhBL9l7pPH4OKfr1ZnN1HtZa4rwEZiO6dqEz4EWj9zX/Y6XtUWCpqoQ86KzfYSN9B62YRM4Wz0TQykAlbNVSl+HpM9akwzJVP+4IyJBCveja5WAyJbXqY4uNB9of0X+uBvvDdJP5HTW5AgZXHH9gbPhUqC3VyhOB03oD3kaRiSKKGMYgJYpOmqT88WVuP2zfbbUKiqCBr/y2ezTF23Ee3TjuJe5l6QkzIsTaikcWUbkWAdD71kGHGlavhdXfbLRZ8HFsMYs/lC48mTxcmBCu99hAzLrpShSUFlbfA011bk50aicaYdotCrhU5dShfkjP6MBJwBlXsrjcgMtP7RvwuuQ+PDSQGLCzs+PK/nS5v59BQKJlIg/n4udFWNzRoSzzG6jGQBZ8IQglqs18PmKC71pIkQn//2HOxshnSusHk04Ce8TpG1UxanPp21Es/bfiH27XUG9tEc3NAOnIKdmyQJrS5ice1eKxuF/Su0MhSQmoExZWL89+YfS0w2S9Ty+wCVnCnOaRMdj4pTPUKuaQNcR9A7Oj+E+4vipoPuBWDXxf5G42M61mtzqnw87zno6Nr3ATd+SLVQWsgwyU7Q7MtglNBj/YeOlOugkawt3iljYQPgu3pxz9FG49e0poHmvizOfRjBjXRexZydPf3m2LuzsRrGjdUVAV5FlqggDkaw3CE4RIhrfj3DKU13++UHgxKIDAzbPGOliDj7RpZFtT/PxQ3BEu4LzushQDykfOaUrJIFG2i5RVQx8cGL3+A0DtzLRPakfpnHhnsAOU+R41VWDyLVRb+vSeGMlyFdpjs81V2JcEG2GDPxmSpJfh5yCYzjWE4mlTjzECU6Z0es6c= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: ade5c71c-ac24-429d-c105-08dd6867b380 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:16.2167 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: A1kWqUY8+KANWmTUpVagUHRUimP0CzCgGZu1d+PA9xdGIEm8nGstCNXqHgCj+TXYG9J16B7uaypWJZt7zPxC83uNqQ0bJmZKI1XvAa8uQhFciBnGUQf9YteZy9rdJkxY X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:19 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18319 From: Lad Prabhakar commit ee47b94102d2eaed23ac60910003cd0f3fade13c upstream. Add support for the PLLVDO clock and its related CRU clocks and reset entries in the r9a09g057 CPG driver. Introduce `CLK_PLLVDO` and associated clocks like `CLK_PLLVDO_CRU0`, `CLK_PLLVDO_CRU1`, `CLK_PLLVDO_CRU2`, and `CLK_PLLVDO_CRU3`, along with their corresponding dividers. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241202203916.48668-3-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/r9a09g057-cpg.c | 45 +++++++++++++++++++++++++++++ drivers/clk/renesas/rzv2h-cpg.h | 6 ++++ 2 files changed, 51 insertions(+) diff --git a/drivers/clk/renesas/r9a09g057-cpg.c b/drivers/clk/renesas/r9a09g057-cpg.c index 7c4507fd34e6..5aa9710aa402 100644 --- a/drivers/clk/renesas/r9a09g057-cpg.c +++ b/drivers/clk/renesas/r9a09g057-cpg.c @@ -28,6 +28,7 @@ enum clk_ids { CLK_PLLCLN, CLK_PLLDTY, CLK_PLLCA55, + CLK_PLLVDO, /* Internal Core Clocks */ CLK_PLLCM33_DIV16, @@ -35,7 +36,13 @@ enum clk_ids { CLK_PLLCLN_DIV8, CLK_PLLCLN_DIV16, CLK_PLLDTY_ACPU, + CLK_PLLDTY_ACPU_DIV2, CLK_PLLDTY_ACPU_DIV4, + CLK_PLLDTY_DIV16, + CLK_PLLVDO_CRU0, + CLK_PLLVDO_CRU1, + CLK_PLLVDO_CRU2, + CLK_PLLVDO_CRU3, /* Module Clocks */ MOD_CLK_BASE, @@ -49,6 +56,12 @@ static const struct clk_div_table dtable_1_8[] = { {0, 0}, }; +static const struct clk_div_table dtable_2_4[] = { + {0, 2}, + {1, 4}, + {0, 0}, +}; + static const struct clk_div_table dtable_2_64[] = { {0, 2}, {1, 4}, @@ -69,6 +82,7 @@ static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = { DEF_FIXED(".pllcln", CLK_PLLCLN, CLK_QEXTAL, 200, 3), DEF_FIXED(".plldty", CLK_PLLDTY, CLK_QEXTAL, 200, 3), DEF_PLL(".pllca55", CLK_PLLCA55, CLK_QEXTAL, PLL_CONF(0x64)), + DEF_FIXED(".pllvdo", CLK_PLLVDO, CLK_QEXTAL, 105, 2), /* Internal Core Clocks */ DEF_FIXED(".pllcm33_div16", CLK_PLLCM33_DIV16, CLK_PLLCM33, 1, 16), @@ -78,7 +92,14 @@ static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = { DEF_FIXED(".pllcln_div16", CLK_PLLCLN_DIV16, CLK_PLLCLN, 1, 16), DEF_DDIV(".plldty_acpu", CLK_PLLDTY_ACPU, CLK_PLLDTY, CDDIV0_DIVCTL2, dtable_2_64), + DEF_FIXED(".plldty_acpu_div2", CLK_PLLDTY_ACPU_DIV2, CLK_PLLDTY_ACPU, 1, 2), DEF_FIXED(".plldty_acpu_div4", CLK_PLLDTY_ACPU_DIV4, CLK_PLLDTY_ACPU, 1, 4), + DEF_FIXED(".plldty_div16", CLK_PLLDTY_DIV16, CLK_PLLDTY, 1, 16), + + DEF_DDIV(".pllvdo_cru0", CLK_PLLVDO_CRU0, CLK_PLLVDO, CDDIV3_DIVCTL3, dtable_2_4), + DEF_DDIV(".pllvdo_cru1", CLK_PLLVDO_CRU1, CLK_PLLVDO, CDDIV4_DIVCTL0, dtable_2_4), + DEF_DDIV(".pllvdo_cru2", CLK_PLLVDO_CRU2, CLK_PLLVDO, CDDIV4_DIVCTL1, dtable_2_4), + DEF_DDIV(".pllvdo_cru3", CLK_PLLVDO_CRU3, CLK_PLLVDO, CDDIV4_DIVCTL2, dtable_2_4), /* Core Clocks */ DEF_FIXED("sys_0_pclk", R9A09G057_SYS_0_PCLK, CLK_QEXTAL, 1, 1), @@ -133,6 +154,18 @@ static const struct rzv2h_mod_clk r9a09g057_mod_clks[] __initconst = { DEF_MOD("sdhi_2_imclk2", CLK_PLLCLN_DIV8, 10, 12, 5, 12), DEF_MOD("sdhi_2_clk_hs", CLK_PLLCLN_DIV2, 10, 13, 5, 13), DEF_MOD("sdhi_2_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 14, 5, 14), + DEF_MOD("cru_0_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 2, 6, 18), + DEF_MOD_NO_PM("cru_0_vclk", CLK_PLLVDO_CRU0, 13, 3, 6, 19), + DEF_MOD("cru_0_pclk", CLK_PLLDTY_DIV16, 13, 4, 6, 20), + DEF_MOD("cru_1_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 5, 6, 21), + DEF_MOD_NO_PM("cru_1_vclk", CLK_PLLVDO_CRU1, 13, 6, 6, 22), + DEF_MOD("cru_1_pclk", CLK_PLLDTY_DIV16, 13, 7, 6, 23), + DEF_MOD("cru_2_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 8, 6, 24), + DEF_MOD_NO_PM("cru_2_vclk", CLK_PLLVDO_CRU2, 13, 9, 6, 25), + DEF_MOD("cru_2_pclk", CLK_PLLDTY_DIV16, 13, 10, 6, 26), + DEF_MOD("cru_3_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 11, 6, 27), + DEF_MOD_NO_PM("cru_3_vclk", CLK_PLLVDO_CRU3, 13, 12, 6, 28), + DEF_MOD("cru_3_pclk", CLK_PLLDTY_DIV16, 13, 13, 6, 29), }; static const struct rzv2h_reset r9a09g057_resets[] __initconst = { @@ -162,6 +195,18 @@ static const struct rzv2h_reset r9a09g057_resets[] __initconst = { DEF_RST(10, 7, 4, 24), /* SDHI_0_IXRST */ DEF_RST(10, 8, 4, 25), /* SDHI_1_IXRST */ DEF_RST(10, 9, 4, 26), /* SDHI_2_IXRST */ + DEF_RST(12, 5, 5, 22), /* CRU_0_PRESETN */ + DEF_RST(12, 6, 5, 23), /* CRU_0_ARESETN */ + DEF_RST(12, 7, 5, 24), /* CRU_0_S_RESETN */ + DEF_RST(12, 8, 5, 25), /* CRU_1_PRESETN */ + DEF_RST(12, 9, 5, 26), /* CRU_1_ARESETN */ + DEF_RST(12, 10, 5, 27), /* CRU_1_S_RESETN */ + DEF_RST(12, 11, 5, 28), /* CRU_2_PRESETN */ + DEF_RST(12, 12, 5, 29), /* CRU_2_ARESETN */ + DEF_RST(12, 13, 5, 30), /* CRU_2_S_RESETN */ + DEF_RST(12, 14, 5, 31), /* CRU_3_PRESETN */ + DEF_RST(12, 15, 6, 0), /* CRU_3_ARESETN */ + DEF_RST(13, 0, 6, 1), /* CRU_3_S_RESETN */ }; const struct rzv2h_cpg_info r9a09g057_cpg_info __initconst = { diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h index 0723df4c1134..ed8d2cad3260 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -33,12 +33,18 @@ struct ddiv { #define CPG_CDDIV0 (0x400) #define CPG_CDDIV1 (0x404) +#define CPG_CDDIV3 (0x40C) +#define CPG_CDDIV4 (0x410) #define CDDIV0_DIVCTL2 DDIV_PACK(CPG_CDDIV0, 8, 3, 2) #define CDDIV1_DIVCTL0 DDIV_PACK(CPG_CDDIV1, 0, 2, 4) #define CDDIV1_DIVCTL1 DDIV_PACK(CPG_CDDIV1, 4, 2, 5) #define CDDIV1_DIVCTL2 DDIV_PACK(CPG_CDDIV1, 8, 2, 6) #define CDDIV1_DIVCTL3 DDIV_PACK(CPG_CDDIV1, 12, 2, 7) +#define CDDIV3_DIVCTL3 DDIV_PACK(CPG_CDDIV3, 12, 1, 15) +#define CDDIV4_DIVCTL0 DDIV_PACK(CPG_CDDIV4, 0, 1, 16) +#define CDDIV4_DIVCTL1 DDIV_PACK(CPG_CDDIV4, 4, 1, 17) +#define CDDIV4_DIVCTL2 DDIV_PACK(CPG_CDDIV4, 8, 1, 18) /** * Definitions of CPG Core Clocks From patchwork Fri Mar 21 11:00:13 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025263 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id CB120C3DA4A for ; Fri, 21 Mar 2025 11:01:29 +0000 (UTC) Received: from OS0P286CU010.outbound.protection.outlook.com (OS0P286CU010.outbound.protection.outlook.com [40.107.74.65]) by mx.groups.io with SMTP id smtpd.web10.18699.1742554881827544028 for ; Fri, 21 Mar 2025 04:01:22 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=itKLm6pA; spf=pass (domain: bp.renesas.com, ip: 40.107.74.65, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=J1y3pT7X6owgTgLmMHyM7uGaXkNPpk4/KIhx4EKKW+Y1WYSLGp2LLeBpHZmw9Tu5y1lfevXoHrlxhgPyNf6Efp+nHhzD3dRVcO+uG00dL//BuAZg8knrg5NQct25taqMsp0+YrFQIoRFo5C6YOU1pXhz05zOHCprowmfU6EwJOCJ9FIlDHED8Monzehj4yOTWApmgYtN4jnY6iUkTE2Fn/XMj+/E/Pbb+M2cTmub8qkhc4mh4I1LMUqNMoMTWpnt8+o+C70QcY4e0kf97lLtx/pbp5FqVd0a/1gDjZw4Bujhs8kuEt+ByZFAgvdrbQXEGNFoRIi6L7FEYIXvCjDcJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2rlKvRLhMEIfkZ8KzRZzk3762oQuavaFLPgZRd1qOYo=; b=PoD409CuwzdbI9k/ew/GJwXoK7kiMdBbblTop79kK1Cd5MJjkoXWpdbX8RJ0CAk590qRNFgcE+PXp/djiceggY3vKXSV2Wo+t7+0nJ4MhVEn4NgRNdsCbNSlSSwjWZZoWLr4GQM+HH47vfrFJ6j4dqd7o5PeKBkYeFOaPgnjF1/BShP6O/roRdKnnAcVKXFa3LhyrHCth07KE72fwUY0eVwuxjx2k808DFi7PMjUjoxuiKdHOd7ydRWOkSpm2Uat6IC9eHkdZOxMh+tEFKLBF+zoRS9wfGm1PfHGhJb7B9Ev+RqGJvEr5UOrUKETUTRmTjaNxKtCMr5GuFQovKy/GQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=2rlKvRLhMEIfkZ8KzRZzk3762oQuavaFLPgZRd1qOYo=; b=itKLm6pAZI44fO7jL0sV32kaRGlInv84B3UtRC4wnDdbruyLVxrei78vqiIj2pRzsU82SApYZYMItZH1M9FgxEzc80cxjUnWsgkPv55gxXOvPYB3fJamlFBaobeEV5sWEOnf1gnGLueG3Paubk4kSrAyTbly5l+fTsKqNRKrItk= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:19 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:19 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 13/21] clk: renesas: rzv2h: Add MSTOP support Date: Fri, 21 Mar 2025 12:00:13 +0100 Message-ID: <20250321110021.3612805-14-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: f24206c6-ece3-4b63-0ca0-08dd6867b53d X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: 39vbO6sskZjr171p+gHffuvjVEpoqvDmHWj+JxEj7ubqud+rWdj7k0b3U/4wciJ1MNh9GNM5tKyY+E80JAi9OsyqLMkVMDED6zqMAaoUZ0vxtIJQcD+/xvIhDhQpkNZNJOgEStga5Gg2j01dsdjqgb0aAK6Y+DrRX9ji/rNQHITp3J1YsWvbgMPiki/Hduv7ySlgqr90s5RtATPVOho3mO70pldOlboZW3aPDi0KIjJ9sL3gZioCvw5ivPtSWfqD5dI4v+GPCqRXIXrK4TAP/c20cCtAaSx9lAlAPSWxMobBNBhBMkEZCV4NpfqkUNDtVsSqC7Ycrfk0kJAI/sPs0Qz7Tx8ssmpZjsVxcYd3ZRpsMC6jgCL1WAKA9wxfKbNKxPmXisw+KbTxu+x11GPbUqpovkF5BYMai4RYdSHfwwIv/k86iDbQiDEWzWVhtD4C/HUX8Al07Af1wV/ciJHuPwRYN4X+MInmtUO/hONfgAJ2rOqssSYX4EZuhg6uPIAnzSt5/F2GGhjB+R1oQlfmoVNoHgnP5M9yY8ZpUUa/8BrGvgtJeDoO3Jj+RquqnruziMO3Ghbqrz453LMKbIGdRau6SH0YAJtbfdmeh4r2uQj3UdUTy8mjTI1VKT322DAm1YrdresMVRCPbnea1jz2ZWysWX/w7LcN7E2i/Pgou4v1N332pE6kDjowF8Zp5X+Erc6qZi7ftg9IeEyhqOG4hkAROODSzNF/lvWneWFNJ4zPHMcN/WIil4ftPpsyqlh4CMGAT/s3EEP9F9EI13b3u4xm1ejSOXIxwnALDp2pzI7dWxPqkkI51xpEohgsRACaAf7xTyHXisA1kaL7GUqFNFl25ix1tzHXmVplof3EF//Rn7e/UHcT1eeuesEpVhvcbBY6izcoHY92NCyOba0axNxMnzlWBcAWhVY0hc7Uxfr15JibjkuwXuBYVLAprwcbz5mlLfWyc2Yxd1gNrgnHSGPhwspU8BTWSccYKySdDcww/a0FQzEpHIcK7XfFrRaXnsOFcW0KEiJH27/KmrWVVS9dqS52AORQbeG2yEBWJT1Q4K/Hb5jIBHwvaZI+RGiDSncFV+vW6okRnMsAMn3Y/AO4itjiLr7qI5cjOQAgFAjh4E7PsM2gYXi3DBuABlMpoX78xbIatQzEpmObIEGtI+F8lCoj+9YXvUy37J2K8gd+xJD1Pf+wd/CZVdU5X0FBNkcLSog0ipdfYwm3bdNVW4bcGN180X+0Xa1eArXTr87L1ke9zeu8tvN9n2tlNy6t7UvVjvuuGX3TaJb65fkXGhDfOHL7unIhuZkabdikZeoP2a3oLPt23N9fKNDzIDNcoxEU5QB36DDMlljE59EhN19349bnIqg5ccHTMsLtkia42fkv70GTEU4qLBMbhvGykGxS1Fi2PmEtO/fCEVi0tldw8RpIh602Jp09ZOijEqHujaus9v3IaL2TEZv5iCcRXkRQ1IyqdlnO/sUcKV2pJA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: CBvZW75pXyCmvr3Ku+VFWBD3PI0xJcFqVgQZJWiE6462buYEly7oo7jmms7lneYYZkSSX3J45QOOBeT4BVFuAP0jViEXJCMKPKI2Mw54v47fXYCO+ga0swDxRGwJQPJTIZJfbFGjNdgj52PoxLap7pc2ODAKhn20jrH/MeNYeu52i3guhb0VTzJEME6Bz0hOVLxsH2ePtvP0jfYJ0UufzLx4drUo+329hTdtQZ4vhdyevW02m1aIINt9T5A5+BH357OywKq80QUCTEXrTOSoqv7xxGtcazfcj43Gu7ci4mdJ/B2tJ0PLbAXCnIuxdvi6g4neH8CcVYa+YTEq0n/zlK2O/r9WlLdiBKJXzv5F444wlOtTjdvhBtp2soCzHECD6PHzzdqtkZaxEMf+Pv+33uSSRv4+jrfP6TFZ+FqJlA0t5Qt3OBHAoGGeFXUEWnoFtfnR0xC/yz4bShncy/N/hVO/gBPO1SIgZeqU1e8JEf/vPQLPiN+ouGNl4YML1wxIqsgImbx3YXiXZBTUvnzjqIqS9BTCHkXNbiwlC8svQHff2KtQiLrGOhb9TPvkZcH8jZa4x5cJJ1VIMWsQLhYXntFSLT2iNs6hhcIyGupN9+XmF2jCcYPIiBCzL73fkgWzauxJEvF4zX4BNa4V34GsUybPbaSBf3XtSwwcp2LDKH4iHlKPQIXdnD4FV5cBEHaE3zM8d/gelswjX0zLS8y6IJNLb2LhbBxhVIZ4M7JtBL/UUJU2Enp4Q60ytaHcedHrkvOUDcc83WkYXcrSIOzKwaMHRcDim0PxLHuEURzwAC8RMy1qWuy2o6quVTd/ezebz2H/gYRIsdyrqyJg/EGRwk83o9XPzhGMFgx6TvzUCz0CS+UdXcCAjhZF665Za8QlVfOFASS7hOXwK9geGM2rBwrQIBR8QC0R1SQFIo975pNiH/maT2LEWWig/YajMTsbENA1F5mYFJQSFDbp3BfTlWyQwmgy619rDrZnCPRp34taOo88dgShcxdd32+XqaD1CJC85Z7KIvX1ODQIyfNsR2FiUmRwmkf+Xh8DKV6F4aGTj01JgWZrV1hIU0YnIRrWYtMptgOD50L6lYyFghzv1cqVKA9GGUHd7UjKSh3hp96IZcsplmS5ILR+CTwkXsLw5IdB7Qpf4G50k7BpBd5J7N6R8d4lmJ3iIV0HYE36nrEuKU9T5YPqP5M8OqcVqhqJsViXUuVjMqX9+SFqBt1Vz45wFB/ckeE54naKfmTMzopvmYzH28QBn9X5wG6pGh3XvVfsvw8/kgQa6XlgmY6jbKEw4LWj8TD0uLJR5+iQTrXSsPP+BJCf49CfCXHodkrlGSzRvl9xay8dESJz7I+LeBsGVReJIKoywqZm+jXAFgNtL1/91Rck1o++OA9J4ZzLzsx/cm5K52LDPWdeC168/z8v6S+Mu3ciTyKd1Awvr5BWFygGq1F8oNa8Eole1k1B++XatarbvvZUnH/gkYvR0wnv8HnE44JM758ZYu9I4ARq+1M2fc5L5QuMjj1nxWiZ2H5SRbisvDfgyns6J9cXXM0up4vRSif8QC2I/BOP978TPaD9n60VbGHTIA496GC3fdlwioc7Pg3kNm2OEeeoUxOi3zLLkgqx5+DKztu9mdE= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: f24206c6-ece3-4b63-0ca0-08dd6867b53d X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:19.1534 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: HMjL2ekKeBrT4hUkmsvw7+RS7/iihdLQAabBkbiQY1hhDfnTxyvXcEWi2Skn3rS0iUf0MH/xK6hysUhEyM6RUQkpqUxmdRGU2MxXmxBWkHM2r8z2RXDaSIz0R4z6v6Cg X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:29 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18320 From: Biju Das commit 9b6e63a777ea5fb85bf24f9cb5ba902eed4f1f2f upstream. Add MSTOP support to control buses for the individual units on RZ/V2H. Use per-bit (instead of group-based) configuration and atomic counters, to ensure precise control over individual MSTOP bits, and to prevent issues with shared dependencies between module clocks. Co-developed-by: Biju Das Signed-off-by: Biju Das Co-developed-by: Lad Prabhakar Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241213123550.289193-2-biju.das.jz@bp.renesas.com Link: https://lore.kernel.org/20250102181839.352599-2-prabhakar.mahadev-lad.rj@bp.renesas.com Link: https://lore.kernel.org/20250102181839.352599-3-prabhakar.mahadev-lad.rj@bp.renesas.com Link: https://lore.kernel.org/20250102181839.352599-4-prabhakar.mahadev-lad.rj@bp.renesas.com Link: https://lore.kernel.org/20250102181839.352599-5-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/r9a09g057-cpg.c | 155 +++++++++++++++++++--------- drivers/clk/renesas/rzv2h-cpg.c | 146 ++++++++++++++++++++++---- drivers/clk/renesas/rzv2h-cpg.h | 30 ++++-- 3 files changed, 252 insertions(+), 79 deletions(-) diff --git a/drivers/clk/renesas/r9a09g057-cpg.c b/drivers/clk/renesas/r9a09g057-cpg.c index 5aa9710aa402..a45b4020996b 100644 --- a/drivers/clk/renesas/r9a09g057-cpg.c +++ b/drivers/clk/renesas/r9a09g057-cpg.c @@ -115,57 +115,108 @@ static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = { }; static const struct rzv2h_mod_clk r9a09g057_mod_clks[] __initconst = { - DEF_MOD_CRITICAL("icu_0_pclk_i", CLK_PLLCM33_DIV16, 0, 5, 0, 5), - DEF_MOD("gtm_0_pclk", CLK_PLLCM33_DIV16, 4, 3, 2, 3), - DEF_MOD("gtm_1_pclk", CLK_PLLCM33_DIV16, 4, 4, 2, 4), - DEF_MOD("gtm_2_pclk", CLK_PLLCLN_DIV16, 4, 5, 2, 5), - DEF_MOD("gtm_3_pclk", CLK_PLLCLN_DIV16, 4, 6, 2, 6), - DEF_MOD("gtm_4_pclk", CLK_PLLCLN_DIV16, 4, 7, 2, 7), - DEF_MOD("gtm_5_pclk", CLK_PLLCLN_DIV16, 4, 8, 2, 8), - DEF_MOD("gtm_6_pclk", CLK_PLLCLN_DIV16, 4, 9, 2, 9), - DEF_MOD("gtm_7_pclk", CLK_PLLCLN_DIV16, 4, 10, 2, 10), - DEF_MOD("wdt_0_clkp", CLK_PLLCM33_DIV16, 4, 11, 2, 11), - DEF_MOD("wdt_0_clk_loco", CLK_QEXTAL, 4, 12, 2, 12), - DEF_MOD("wdt_1_clkp", CLK_PLLCLN_DIV16, 4, 13, 2, 13), - DEF_MOD("wdt_1_clk_loco", CLK_QEXTAL, 4, 14, 2, 14), - DEF_MOD("wdt_2_clkp", CLK_PLLCLN_DIV16, 4, 15, 2, 15), - DEF_MOD("wdt_2_clk_loco", CLK_QEXTAL, 5, 0, 2, 16), - DEF_MOD("wdt_3_clkp", CLK_PLLCLN_DIV16, 5, 1, 2, 17), - DEF_MOD("wdt_3_clk_loco", CLK_QEXTAL, 5, 2, 2, 18), - DEF_MOD("scif_0_clk_pck", CLK_PLLCM33_DIV16, 8, 15, 4, 15), - DEF_MOD("riic_8_ckm", CLK_PLLCM33_DIV16, 9, 3, 4, 19), - DEF_MOD("riic_0_ckm", CLK_PLLCLN_DIV16, 9, 4, 4, 20), - DEF_MOD("riic_1_ckm", CLK_PLLCLN_DIV16, 9, 5, 4, 21), - DEF_MOD("riic_2_ckm", CLK_PLLCLN_DIV16, 9, 6, 4, 22), - DEF_MOD("riic_3_ckm", CLK_PLLCLN_DIV16, 9, 7, 4, 23), - DEF_MOD("riic_4_ckm", CLK_PLLCLN_DIV16, 9, 8, 4, 24), - DEF_MOD("riic_5_ckm", CLK_PLLCLN_DIV16, 9, 9, 4, 25), - DEF_MOD("riic_6_ckm", CLK_PLLCLN_DIV16, 9, 10, 4, 26), - DEF_MOD("riic_7_ckm", CLK_PLLCLN_DIV16, 9, 11, 4, 27), - DEF_MOD("sdhi_0_imclk", CLK_PLLCLN_DIV8, 10, 3, 5, 3), - DEF_MOD("sdhi_0_imclk2", CLK_PLLCLN_DIV8, 10, 4, 5, 4), - DEF_MOD("sdhi_0_clk_hs", CLK_PLLCLN_DIV2, 10, 5, 5, 5), - DEF_MOD("sdhi_0_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 6, 5, 6), - DEF_MOD("sdhi_1_imclk", CLK_PLLCLN_DIV8, 10, 7, 5, 7), - DEF_MOD("sdhi_1_imclk2", CLK_PLLCLN_DIV8, 10, 8, 5, 8), - DEF_MOD("sdhi_1_clk_hs", CLK_PLLCLN_DIV2, 10, 9, 5, 9), - DEF_MOD("sdhi_1_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 10, 5, 10), - DEF_MOD("sdhi_2_imclk", CLK_PLLCLN_DIV8, 10, 11, 5, 11), - DEF_MOD("sdhi_2_imclk2", CLK_PLLCLN_DIV8, 10, 12, 5, 12), - DEF_MOD("sdhi_2_clk_hs", CLK_PLLCLN_DIV2, 10, 13, 5, 13), - DEF_MOD("sdhi_2_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 14, 5, 14), - DEF_MOD("cru_0_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 2, 6, 18), - DEF_MOD_NO_PM("cru_0_vclk", CLK_PLLVDO_CRU0, 13, 3, 6, 19), - DEF_MOD("cru_0_pclk", CLK_PLLDTY_DIV16, 13, 4, 6, 20), - DEF_MOD("cru_1_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 5, 6, 21), - DEF_MOD_NO_PM("cru_1_vclk", CLK_PLLVDO_CRU1, 13, 6, 6, 22), - DEF_MOD("cru_1_pclk", CLK_PLLDTY_DIV16, 13, 7, 6, 23), - DEF_MOD("cru_2_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 8, 6, 24), - DEF_MOD_NO_PM("cru_2_vclk", CLK_PLLVDO_CRU2, 13, 9, 6, 25), - DEF_MOD("cru_2_pclk", CLK_PLLDTY_DIV16, 13, 10, 6, 26), - DEF_MOD("cru_3_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 11, 6, 27), - DEF_MOD_NO_PM("cru_3_vclk", CLK_PLLVDO_CRU3, 13, 12, 6, 28), - DEF_MOD("cru_3_pclk", CLK_PLLDTY_DIV16, 13, 13, 6, 29), + DEF_MOD_CRITICAL("icu_0_pclk_i", CLK_PLLCM33_DIV16, 0, 5, 0, 5, + BUS_MSTOP_NONE), + DEF_MOD("gtm_0_pclk", CLK_PLLCM33_DIV16, 4, 3, 2, 3, + BUS_MSTOP(5, BIT(10))), + DEF_MOD("gtm_1_pclk", CLK_PLLCM33_DIV16, 4, 4, 2, 4, + BUS_MSTOP(5, BIT(11))), + DEF_MOD("gtm_2_pclk", CLK_PLLCLN_DIV16, 4, 5, 2, 5, + BUS_MSTOP(2, BIT(13))), + DEF_MOD("gtm_3_pclk", CLK_PLLCLN_DIV16, 4, 6, 2, 6, + BUS_MSTOP(2, BIT(14))), + DEF_MOD("gtm_4_pclk", CLK_PLLCLN_DIV16, 4, 7, 2, 7, + BUS_MSTOP(11, BIT(13))), + DEF_MOD("gtm_5_pclk", CLK_PLLCLN_DIV16, 4, 8, 2, 8, + BUS_MSTOP(11, BIT(14))), + DEF_MOD("gtm_6_pclk", CLK_PLLCLN_DIV16, 4, 9, 2, 9, + BUS_MSTOP(11, BIT(15))), + DEF_MOD("gtm_7_pclk", CLK_PLLCLN_DIV16, 4, 10, 2, 10, + BUS_MSTOP(12, BIT(0))), + DEF_MOD("wdt_0_clkp", CLK_PLLCM33_DIV16, 4, 11, 2, 11, + BUS_MSTOP(3, BIT(10))), + DEF_MOD("wdt_0_clk_loco", CLK_QEXTAL, 4, 12, 2, 12, + BUS_MSTOP(3, BIT(10))), + DEF_MOD("wdt_1_clkp", CLK_PLLCLN_DIV16, 4, 13, 2, 13, + BUS_MSTOP(1, BIT(0))), + DEF_MOD("wdt_1_clk_loco", CLK_QEXTAL, 4, 14, 2, 14, + BUS_MSTOP(1, BIT(0))), + DEF_MOD("wdt_2_clkp", CLK_PLLCLN_DIV16, 4, 15, 2, 15, + BUS_MSTOP(5, BIT(12))), + DEF_MOD("wdt_2_clk_loco", CLK_QEXTAL, 5, 0, 2, 16, + BUS_MSTOP(5, BIT(12))), + DEF_MOD("wdt_3_clkp", CLK_PLLCLN_DIV16, 5, 1, 2, 17, + BUS_MSTOP(5, BIT(13))), + DEF_MOD("wdt_3_clk_loco", CLK_QEXTAL, 5, 2, 2, 18, + BUS_MSTOP(5, BIT(13))), + DEF_MOD("scif_0_clk_pck", CLK_PLLCM33_DIV16, 8, 15, 4, 15, + BUS_MSTOP(3, BIT(14))), + DEF_MOD("riic_8_ckm", CLK_PLLCM33_DIV16, 9, 3, 4, 19, + BUS_MSTOP(3, BIT(13))), + DEF_MOD("riic_0_ckm", CLK_PLLCLN_DIV16, 9, 4, 4, 20, + BUS_MSTOP(1, BIT(1))), + DEF_MOD("riic_1_ckm", CLK_PLLCLN_DIV16, 9, 5, 4, 21, + BUS_MSTOP(1, BIT(2))), + DEF_MOD("riic_2_ckm", CLK_PLLCLN_DIV16, 9, 6, 4, 22, + BUS_MSTOP(1, BIT(3))), + DEF_MOD("riic_3_ckm", CLK_PLLCLN_DIV16, 9, 7, 4, 23, + BUS_MSTOP(1, BIT(4))), + DEF_MOD("riic_4_ckm", CLK_PLLCLN_DIV16, 9, 8, 4, 24, + BUS_MSTOP(1, BIT(5))), + DEF_MOD("riic_5_ckm", CLK_PLLCLN_DIV16, 9, 9, 4, 25, + BUS_MSTOP(1, BIT(6))), + DEF_MOD("riic_6_ckm", CLK_PLLCLN_DIV16, 9, 10, 4, 26, + BUS_MSTOP(1, BIT(7))), + DEF_MOD("riic_7_ckm", CLK_PLLCLN_DIV16, 9, 11, 4, 27, + BUS_MSTOP(1, BIT(8))), + DEF_MOD("sdhi_0_imclk", CLK_PLLCLN_DIV8, 10, 3, 5, 3, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_0_imclk2", CLK_PLLCLN_DIV8, 10, 4, 5, 4, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_0_clk_hs", CLK_PLLCLN_DIV2, 10, 5, 5, 5, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_0_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 6, 5, 6, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_1_imclk", CLK_PLLCLN_DIV8, 10, 7, 5, 7, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_1_imclk2", CLK_PLLCLN_DIV8, 10, 8, 5, 8, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_1_clk_hs", CLK_PLLCLN_DIV2, 10, 9, 5, 9, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_1_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 10, 5, 10, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_2_imclk", CLK_PLLCLN_DIV8, 10, 11, 5, 11, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("sdhi_2_imclk2", CLK_PLLCLN_DIV8, 10, 12, 5, 12, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("sdhi_2_clk_hs", CLK_PLLCLN_DIV2, 10, 13, 5, 13, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("sdhi_2_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 14, 5, 14, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("cru_0_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 2, 6, 18, + BUS_MSTOP(9, BIT(4))), + DEF_MOD_NO_PM("cru_0_vclk", CLK_PLLVDO_CRU0, 13, 3, 6, 19, + BUS_MSTOP(9, BIT(4))), + DEF_MOD("cru_0_pclk", CLK_PLLDTY_DIV16, 13, 4, 6, 20, + BUS_MSTOP(9, BIT(4))), + DEF_MOD("cru_1_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 5, 6, 21, + BUS_MSTOP(9, BIT(5))), + DEF_MOD_NO_PM("cru_1_vclk", CLK_PLLVDO_CRU1, 13, 6, 6, 22, + BUS_MSTOP(9, BIT(5))), + DEF_MOD("cru_1_pclk", CLK_PLLDTY_DIV16, 13, 7, 6, 23, + BUS_MSTOP(9, BIT(5))), + DEF_MOD("cru_2_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 8, 6, 24, + BUS_MSTOP(9, BIT(6))), + DEF_MOD_NO_PM("cru_2_vclk", CLK_PLLVDO_CRU2, 13, 9, 6, 25, + BUS_MSTOP(9, BIT(6))), + DEF_MOD("cru_2_pclk", CLK_PLLDTY_DIV16, 13, 10, 6, 26, + BUS_MSTOP(9, BIT(6))), + DEF_MOD("cru_3_aclk", CLK_PLLDTY_ACPU_DIV2, 13, 11, 6, 27, + BUS_MSTOP(9, BIT(7))), + DEF_MOD_NO_PM("cru_3_vclk", CLK_PLLVDO_CRU3, 13, 12, 6, 28, + BUS_MSTOP(9, BIT(7))), + DEF_MOD("cru_3_pclk", CLK_PLLDTY_DIV16, 13, 13, 6, 29, + BUS_MSTOP(9, BIT(7))), }; static const struct rzv2h_reset r9a09g057_resets[] __initconst = { @@ -224,4 +275,6 @@ const struct rzv2h_cpg_info r9a09g057_cpg_info __initconst = { /* Resets */ .resets = r9a09g057_resets, .num_resets = ARRAY_SIZE(r9a09g057_resets), + + .num_mstop_bits = 192, }; diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cpg.c index bbf0b4ee7b26..6f096abda33c 100644 --- a/drivers/clk/renesas/rzv2h-cpg.c +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -23,6 +23,7 @@ #include #include #include +#include #include #include @@ -40,6 +41,9 @@ #define GET_RST_OFFSET(x) (0x900 + ((x) * 4)) #define GET_RST_MON_OFFSET(x) (0xA00 + ((x) * 4)) +#define CPG_BUS_1_MSTOP (0xd00) +#define CPG_BUS_MSTOP(m) (CPG_BUS_1_MSTOP + ((m) - 1) * 4) + #define KDIV(val) ((s16)FIELD_GET(GENMASK(31, 16), (val))) #define MDIV(val) FIELD_GET(GENMASK(15, 6), (val)) #define PDIV(val) FIELD_GET(GENMASK(5, 0), (val)) @@ -64,6 +68,7 @@ * @resets: Array of resets * @num_resets: Number of Module Resets in info->resets[] * @last_dt_core_clk: ID of the last Core Clock exported to DT + * @mstop_count: Array of mstop values * @rcdev: Reset controller entity */ struct rzv2h_cpg_priv { @@ -78,6 +83,8 @@ struct rzv2h_cpg_priv { unsigned int num_resets; unsigned int last_dt_core_clk; + atomic_t *mstop_count; + struct reset_controller_dev rcdev; }; @@ -97,6 +104,7 @@ struct pll_clk { * struct mod_clock - Module clock * * @priv: CPG private data + * @mstop_data: mstop data relating to module clock * @hw: handle between common and hardware-specific interfaces * @no_pm: flag to indicate PM is not supported * @on_index: register offset @@ -106,6 +114,7 @@ struct pll_clk { */ struct mod_clock { struct rzv2h_cpg_priv *priv; + unsigned int mstop_data; struct clk_hw hw; bool no_pm; u8 on_index; @@ -433,8 +442,71 @@ rzv2h_cpg_register_core_clk(const struct cpg_core_clk *core, core->name, PTR_ERR(clk)); } +static void rzv2h_mod_clock_mstop_enable(struct rzv2h_cpg_priv *priv, + u32 mstop_data) +{ + unsigned long mstop_mask = FIELD_GET(BUS_MSTOP_BITS_MASK, mstop_data); + u16 mstop_index = FIELD_GET(BUS_MSTOP_IDX_MASK, mstop_data); + unsigned int index = (mstop_index - 1) * 16; + atomic_t *mstop = &priv->mstop_count[index]; + unsigned long flags; + unsigned int i; + u32 val = 0; + + spin_lock_irqsave(&priv->rmw_lock, flags); + for_each_set_bit(i, &mstop_mask, 16) { + if (!atomic_read(&mstop[i])) + val |= BIT(i) << 16; + atomic_inc(&mstop[i]); + } + if (val) + writel(val, priv->base + CPG_BUS_MSTOP(mstop_index)); + spin_unlock_irqrestore(&priv->rmw_lock, flags); +} + +static void rzv2h_mod_clock_mstop_disable(struct rzv2h_cpg_priv *priv, + u32 mstop_data) +{ + unsigned long mstop_mask = FIELD_GET(BUS_MSTOP_BITS_MASK, mstop_data); + u16 mstop_index = FIELD_GET(BUS_MSTOP_IDX_MASK, mstop_data); + unsigned int index = (mstop_index - 1) * 16; + atomic_t *mstop = &priv->mstop_count[index]; + unsigned long flags; + unsigned int i; + u32 val = 0; + + spin_lock_irqsave(&priv->rmw_lock, flags); + for_each_set_bit(i, &mstop_mask, 16) { + if (!atomic_read(&mstop[i]) || + atomic_dec_and_test(&mstop[i])) + val |= BIT(i) << 16 | BIT(i); + } + if (val) + writel(val, priv->base + CPG_BUS_MSTOP(mstop_index)); + spin_unlock_irqrestore(&priv->rmw_lock, flags); +} + +static int rzv2h_mod_clock_is_enabled(struct clk_hw *hw) +{ + struct mod_clock *clock = to_mod_clock(hw); + struct rzv2h_cpg_priv *priv = clock->priv; + u32 bitmask; + u32 offset; + + if (clock->mon_index >= 0) { + offset = GET_CLK_MON_OFFSET(clock->mon_index); + bitmask = BIT(clock->mon_bit); + } else { + offset = GET_CLK_ON_OFFSET(clock->on_index); + bitmask = BIT(clock->on_bit); + } + + return readl(priv->base + offset) & bitmask; +} + static int rzv2h_mod_clock_endisable(struct clk_hw *hw, bool enable) { + bool enabled = rzv2h_mod_clock_is_enabled(hw); struct mod_clock *clock = to_mod_clock(hw); unsigned int reg = GET_CLK_ON_OFFSET(clock->on_index); struct rzv2h_cpg_priv *priv = clock->priv; @@ -446,11 +518,20 @@ static int rzv2h_mod_clock_endisable(struct clk_hw *hw, bool enable) dev_dbg(dev, "CLK_ON 0x%x/%pC %s\n", reg, hw->clk, enable ? "ON" : "OFF"); + if (enabled == enable) + return 0; + value = bitmask << 16; - if (enable) + if (enable) { value |= bitmask; - - writel(value, priv->base + reg); + writel(value, priv->base + reg); + if (clock->mstop_data != BUS_MSTOP_NONE) + rzv2h_mod_clock_mstop_enable(priv, clock->mstop_data); + } else { + if (clock->mstop_data != BUS_MSTOP_NONE) + rzv2h_mod_clock_mstop_disable(priv, clock->mstop_data); + writel(value, priv->base + reg); + } if (!enable || clock->mon_index < 0) return 0; @@ -476,24 +557,6 @@ static void rzv2h_mod_clock_disable(struct clk_hw *hw) rzv2h_mod_clock_endisable(hw, false); } -static int rzv2h_mod_clock_is_enabled(struct clk_hw *hw) -{ - struct mod_clock *clock = to_mod_clock(hw); - struct rzv2h_cpg_priv *priv = clock->priv; - u32 bitmask; - u32 offset; - - if (clock->mon_index >= 0) { - offset = GET_CLK_MON_OFFSET(clock->mon_index); - bitmask = BIT(clock->mon_bit); - } else { - offset = GET_CLK_ON_OFFSET(clock->on_index); - bitmask = BIT(clock->on_bit); - } - - return readl(priv->base + offset) & bitmask; -} - static const struct clk_ops rzv2h_mod_clock_ops = { .enable = rzv2h_mod_clock_enable, .disable = rzv2h_mod_clock_disable, @@ -546,6 +609,7 @@ rzv2h_cpg_register_mod_clk(const struct rzv2h_mod_clk *mod, clock->no_pm = mod->no_pm; clock->priv = priv; clock->hw.init = &init; + clock->mstop_data = mod->mstop_data; ret = devm_clk_hw_register(dev, &clock->hw); if (ret) { @@ -555,6 +619,41 @@ rzv2h_cpg_register_mod_clk(const struct rzv2h_mod_clk *mod, priv->clks[id] = clock->hw.clk; + /* + * Ensure the module clocks and MSTOP bits are synchronized when they are + * turned ON by the bootloader. Enable MSTOP bits for module clocks that were + * turned ON in an earlier boot stage. + */ + if (clock->mstop_data != BUS_MSTOP_NONE && + !mod->critical && rzv2h_mod_clock_is_enabled(&clock->hw)) { + rzv2h_mod_clock_mstop_enable(priv, clock->mstop_data); + } else if (clock->mstop_data != BUS_MSTOP_NONE && mod->critical) { + unsigned long mstop_mask = FIELD_GET(BUS_MSTOP_BITS_MASK, clock->mstop_data); + u16 mstop_index = FIELD_GET(BUS_MSTOP_IDX_MASK, clock->mstop_data); + unsigned int index = (mstop_index - 1) * 16; + atomic_t *mstop = &priv->mstop_count[index]; + unsigned long flags; + unsigned int i; + u32 val = 0; + + /* + * Critical clocks are turned ON immediately upon registration, and the + * MSTOP counter is updated through the rzv2h_mod_clock_enable() path. + * However, if the critical clocks were already turned ON by the initial + * bootloader, synchronize the atomic counter here and clear the MSTOP bit. + */ + spin_lock_irqsave(&priv->rmw_lock, flags); + for_each_set_bit(i, &mstop_mask, 16) { + if (atomic_read(&mstop[i])) + continue; + val |= BIT(i) << 16; + atomic_inc(&mstop[i]); + } + if (val) + writel(val, priv->base + CPG_BUS_MSTOP(mstop_index)); + spin_unlock_irqrestore(&priv->rmw_lock, flags); + } + return; fail: @@ -822,6 +921,11 @@ static int __init rzv2h_cpg_probe(struct platform_device *pdev) if (!clks) return -ENOMEM; + priv->mstop_count = devm_kcalloc(dev, info->num_mstop_bits, + sizeof(*priv->mstop_count), GFP_KERNEL); + if (!priv->mstop_count) + return -ENOMEM; + priv->resets = devm_kmemdup(dev, info->resets, sizeof(*info->resets) * info->num_resets, GFP_KERNEL); if (!priv->resets) diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h index ed8d2cad3260..dcd65e9c09da 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -8,6 +8,8 @@ #ifndef __RENESAS_RZV2H_CPG_H__ #define __RENESAS_RZV2H_CPG_H__ +#include + /** * struct ddiv - Structure for dynamic switching divider * @@ -46,6 +48,12 @@ struct ddiv { #define CDDIV4_DIVCTL1 DDIV_PACK(CPG_CDDIV4, 4, 1, 17) #define CDDIV4_DIVCTL2 DDIV_PACK(CPG_CDDIV4, 8, 1, 18) +#define BUS_MSTOP_IDX_MASK GENMASK(31, 16) +#define BUS_MSTOP_BITS_MASK GENMASK(15, 0) +#define BUS_MSTOP(idx, mask) (FIELD_PREP_CONST(BUS_MSTOP_IDX_MASK, (idx)) | \ + FIELD_PREP_CONST(BUS_MSTOP_BITS_MASK, (mask))) +#define BUS_MSTOP_NONE GENMASK(31, 0) + /** * Definitions of CPG Core Clocks * @@ -104,6 +112,7 @@ enum clk_types { * struct rzv2h_mod_clk - Module Clocks definitions * * @name: handle between common and hardware-specific interfaces + * @mstop_data: packed data mstop register offset and mask * @parent: id of parent clock * @critical: flag to indicate the clock is critical * @no_pm: flag to indicate PM is not supported @@ -114,6 +123,7 @@ enum clk_types { */ struct rzv2h_mod_clk { const char *name; + u32 mstop_data; u16 parent; bool critical; bool no_pm; @@ -123,9 +133,10 @@ struct rzv2h_mod_clk { u8 mon_bit; }; -#define DEF_MOD_BASE(_name, _parent, _critical, _no_pm, _onindex, _onbit, _monindex, _monbit) \ +#define DEF_MOD_BASE(_name, _mstop, _parent, _critical, _no_pm, _onindex, _onbit, _monindex, _monbit) \ { \ .name = (_name), \ + .mstop_data = (_mstop), \ .parent = (_parent), \ .critical = (_critical), \ .no_pm = (_no_pm), \ @@ -135,14 +146,14 @@ struct rzv2h_mod_clk { .mon_bit = (_monbit), \ } -#define DEF_MOD(_name, _parent, _onindex, _onbit, _monindex, _monbit) \ - DEF_MOD_BASE(_name, _parent, false, false, _onindex, _onbit, _monindex, _monbit) +#define DEF_MOD(_name, _parent, _onindex, _onbit, _monindex, _monbit, _mstop) \ + DEF_MOD_BASE(_name, _mstop, _parent, false, false, _onindex, _onbit, _monindex, _monbit) -#define DEF_MOD_CRITICAL(_name, _parent, _onindex, _onbit, _monindex, _monbit) \ - DEF_MOD_BASE(_name, _parent, true, false, _onindex, _onbit, _monindex, _monbit) +#define DEF_MOD_CRITICAL(_name, _parent, _onindex, _onbit, _monindex, _monbit, _mstop) \ + DEF_MOD_BASE(_name, _mstop, _parent, true, false, _onindex, _onbit, _monindex, _monbit) -#define DEF_MOD_NO_PM(_name, _parent, _onindex, _onbit, _monindex, _monbit) \ - DEF_MOD_BASE(_name, _parent, false, true, _onindex, _onbit, _monindex, _monbit) +#define DEF_MOD_NO_PM(_name, _parent, _onindex, _onbit, _monindex, _monbit, _mstop) \ + DEF_MOD_BASE(_name, _mstop, _parent, false, true, _onindex, _onbit, _monindex, _monbit) /** * struct rzv2h_reset - Reset definitions @@ -184,6 +195,9 @@ struct rzv2h_reset { * * @resets: Array of Module Reset definitions * @num_resets: Number of entries in resets[] + * + * @num_mstop_bits: Maximum number of MSTOP bits supported, equivalent to the + * number of CPG_BUS_m_MSTOP registers multiplied by 16. */ struct rzv2h_cpg_info { /* Core Clocks */ @@ -200,6 +214,8 @@ struct rzv2h_cpg_info { /* Resets */ const struct rzv2h_reset *resets; unsigned int num_resets; + + unsigned int num_mstop_bits; }; extern const struct rzv2h_cpg_info r9a09g057_cpg_info; From patchwork Fri Mar 21 11:00:14 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025264 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id CADF3C36000 for ; Fri, 21 Mar 2025 11:01:29 +0000 (UTC) Received: from TYVP286CU001.outbound.protection.outlook.com (TYVP286CU001.outbound.protection.outlook.com [52.101.125.50]) by mx.groups.io with SMTP id smtpd.web10.18701.1742554884017389654 for ; Fri, 21 Mar 2025 04:01:24 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=LUpmhd1J; spf=pass (domain: bp.renesas.com, ip: 52.101.125.50, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=yTeyN11PetF7btEDY78ULKsKpwX6CVDDwBWUM6As4rZhVY/XQMCd1/8wz1MHr0gCuoVpN1OyT5nWnS+v/j+eXmCCUmintQm4hrqiJMTvscm6tve74D/ByshjRA7ufbjurq7w8PTQ+Tjhi05fs/K2BXI4mUlV7NvpQ6vxr66dUOa1ojDhx1p0Hbx4Tvq1zZ6OoH7iEnfIcz9h4IyMwT9IzngHz5UY/Upo+hZ0q295kfOBSSWbzZ4K3Yby6dlVw+nIDaKnxqcs4/UYSs1kowSZZfq+M+68y7KeOgRDLViJT3vlqQOboALWa9Hm7F2o7gIEvBck1rN6roXdDh/t0M2U6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=T1Im8ZwA4eSDsNZp+L0hj247sGqcy+4EZ4P8pO9x6Zk=; b=HXyVwOQlNhfGSGXfWTCkunaqZWilINrczM9nteCvtd13m74sEZaI0pkvH9F8lW8J3ECQSarJzkKtkGzSZqECavwCTNN0BoDqo08UZfOjs7b4Mbm2jnIADKDR6vbP4jUjKGid8g+5QOnIMJDkmBUhS7Fow7dyYgO/upZY1J1rE6D0VjlZPpl9j4yqhbnyMdR/vzTIuhpY3gd+NvhjG2vz8Vy8Ph8sFvcO41guiGfr5jImer0mxNK1p22d6IV8r2vAPhiTAcSJDiDJgBiqRvnG23DA4MajdOYIf5etV3djmX5JfxFXtQ9F5esuEexPHDJJpie/c3aw92sVA1K7xFY8oQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=T1Im8ZwA4eSDsNZp+L0hj247sGqcy+4EZ4P8pO9x6Zk=; b=LUpmhd1Jx7pFZfA+PwGtHQGqnJpDa8VE23nwjs6szAvxL2iQAkTmSTvFUol72cymQVHVyifA3eHU5hHFbsaeC0kjwgCMpRJDDNG/GMIAFZeaklXLPCH2as1TZ08LKk5Fdtw/OSemX1HxMS70zuVOXzdWfrIJxkWC60pOYz+nADM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:22 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:22 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 14/21] clk: renesas: rzv2h: Add support for RZ/G3E SoC Date: Fri, 21 Mar 2025 12:00:14 +0100 Message-ID: <20250321110021.3612805-15-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: 6df38e7d-271b-46e6-cb56-08dd6867b6fe X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: gOdnFH8k9yBe7zNageCEJN66aO3SL4D46NZjT5FSG/lKDlUz/jn4cc0XAZqowNro3aiZYJyFBCCzVxfUG2H61c78S7qV0bGJZfdBHt1pRtSRQ4kaEC90XRZq+pEI45KUgQOfGYAyQjmrpzI8hchYg6+7E+NIW8tedcNqYyzerYbbonjk3C7SYmbgLjSTUOo0ChlG31II9zVlS1c+KkDZkSaLU2YxzilXvrLmBeraoMMoJmz+8vdODySXdZXGS3tzPeyo5UcbwA04dWIXsrl5dlh0bb1X3UzScnHnD02WSNNtKypAYwH10El8pvY975Y8AQc6J4PGqsAj0N/DIquO3l/G6Jm1uiHiyUmP1GD9LaPhBSGvY0rzYpmFjgejwGnFFQ3pAgLHd6FKbx9gvvyQtgX13UPtPWXcJFVjtAzB7JcWg8UWkrijSektFA2ZWuD7z4poAN7V9ZBkd+cPKF0W96c9VPsxj4SsSENhgJ6B2q8r6olqemj6yKKcompdHduEAA+DAMI8LqC+mowlkyoYTRTN+KW6aMeZ4IFsgCLNkB39+lEj2ecEihSLfU4XFpbXNmcasLI2rTDWLHRm9bKTFr58quSp6ULJe9pJ1xuFygPnxXQCjOjF5z1jBVGrxvTDut2xm4JFlUHZSAM3WuER4Sf3dZY+yzIMCv8VcciqMPZvyOnJ86RYW/2NGitZfE/uh1FJXmUwzIF85sQPQUOMraTyz0fR8Fe+t0GMYqWAEY4ISbc52znvhueffmnMu2GuN2oHpzz4Bd5GIEuTrjxedVztCoRkkv3uYCfTgkxJnOormzOJrunx5iQMQqXIGic0veqRV/YhsOSejhfmwwwgq1nqDfZh1ImVsjfh2f/28iKL5nO8vnAzEQq7yifsVASkkFaAm49X0JHW3Y4yMxyDbqfEJtSFkOsOzk6KGA/bTohdfxaTOK2SDLDQuBz13BMMTLOm2zCNB6nzKoDdvvCbL6wUSNFLh7F5XVa1QmyMlTqcinodC4Iy+WmGLO4nYGJwMW1USO6Cd60BrRmWA1NARP3Sg/HovxwfAjzV9HyzFhMjxDrhPA9IRpUDeflrEVV1ZvIwNe49hjZDadZdCRP0xFt5grxbOakQtlmTp8MVIOGLAIquX7hxUftTy2hNaLHpz29NT9Y21vbOvB2titIIUrzzMyRDBoU0pAk9GU9SKs5QtYLT5oV2Q01JVUSQoyn/f086pj2SwtrQ+HAKg5t3yguvmGxKskBSYMYsDkT4f9JZqGq6m686DC4QMXmGW2FPlHPbCyhu9FMcHblQYWh+cnz1kzXAgnu0d8+VdTUHXjaPe5T25UZ68OkW/vbBwVa/cKGbcbyFAgHKnI3h2KnYBiuZ5RTsi9Sy/dcvzpHiI6IbD9q6KN27NFB0FId2l+x6l7V3rlPGE7IZ0Ebvn1lVWDM0TUtC6QUo3Udj7lZRenuZi4Dty2iJEs2Ue7XPipUZ X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: /SINhtPCda32NCyJA3L0IQdsLjg+62GLcsHeEQHOfltb6dTeSNT+MpPtZpCP251va0/qLNaQ9XQCqYF2RvGB1Lw7IaA1U2enkOaErvM2jy7YfetKIzi7saRGqBEFqmE5r19Lm/5G2KWhrcTTGmUoyg6XAlUStxhrFlS/hL5rWbjltyuLupA3P4qyrmIHH+SuK6AwoLIScUAwePB/85/1mVTD8AV5rhW42anNnl2EsA0e0O7WQKZQYrJhx3yj7MBkBx6C7skr5GIAd1bQNcLUmX65bAjysRrYABHRxVVsd4VKqWPYPPrLKzckUFKG4MhpXZLdhMVPLOjVusv+Ktru4Y3+qIq+DzpTSA/d4pPzjEkJ97d14SXMosnHBHh7v5fVwMepsy4mzvz6i+zprtkwPrNAkJSoO89yWjuj0NeNfpIeBkGpimzmTOGv9J63Z2wWnWlePL2FHxP+8NZ4JSRDTGLrgCnX8ch52EUJoPp6ZM1Srmu6F2rbLl/dxZ7q3NdcW/oU16S61KvqVw3NKCBEztNFpAuEEiigOEofBpQHnoiTrK4jc/5ar/Ab9LPxOYjmVQEYJMmCFUWVtA0/23OT/slLlyHSIbOosZ2j0kqttezvO1wZYXs8nXdET9NNjJ9hGI+whFDzonFV8+cWzuylKP7oL/n03hvIq6387pcDrUuF2MnRNtQmTVgr7vPLDBK0y0VDJdMloo2hXc4fz4PmLnAmrI2XY7vwZBrX9j+pDZ4D1SVpw4M7Rt2X/NIZ5zekAACGetrS5mMc//cDrWgaSoom/wmyf3OZWgRo1vbOIEnzctPJMvsF1Oo3wyEeNxUJOPpKmUmIefwokuRdn+aNWCvMWaZfYpZuOcMtFBQc6qMp5s68y+VQEwZuc+fHsIYzviAMIsv86k2FuHuUn1hTKI4IR89zgqDTYEtHpFIVWwf7I8g6cxvxexER6ZJmfFjaHvmallODZYGaMiJQ6n0PqaSdf775OgdJJ7VfjRTbdIW0tNrWftCnHCzBKu3XeHBXf918S6t+cQq21mJ21of1oHyoKZ6ntejY9igeBOXbQ3oMagAsrlW9rhuU+OK6fPcnhyd8xzEJjwcCqGJEmPnBXnr9DZNfAuE4F1+OemIrB1ooFnPHI8txAhIEs/xXyhCDEXskXk2rdNCnFPWYZRQrNIrgLsx7NS9XnBMtFgAgHbvHKVNA8jj8WGz/uklC2jh5Mvsxm5cOSVW6ugcNZNPhHu8WOWu+k26AZ+n7yxJTKj8CM6dMMYxRpWT3tC/bLnQA0IMyT3SuIbLwrlpKVXO+h35L9meTHmX2VSOBsRaLNxVMyqW0tRC1r/b1aoMXAMTkZ2O53CqMOLgIZgoYCU7DbRfQ43GP4UsEoohfiDu5Q4Y9QiPdoxK6KveShMXMc5Atj4QWDQJzvgqdXIMeUwOPrI+DcP9U3RgXQ9ntxrZj7q+aF+0FNTh1lkH+k+UiW7ipTjbGEtPHfy7/+lwXEZ0zmvPYDl6ByUnW12Z1KcHyNxupu2URWIPdKtl3GD4OFjkmbAE+3YeOKelzEt+aVkkHQVST/M/JGcsv0hAekZLDAiazE1ZoCRNK0HSyKLjKPlQWguLj0qeWVAsylSEAcrDPeH4850gq2ouSpv7M7ynD/M0= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 6df38e7d-271b-46e6-cb56-08dd6867b6fe X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:22.0769 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 37Xi2L7SS5TOJ1MpwVda8X7jHJe7YaPCrM8m83D8ru+PQjABEZPt/BfEK2Dh2WiLu6ticBMxI0DH8/LN2cMEZFuyRvJdLSD1NdtNUDQDorHKmbadJXe2l76cXrSJTQYk X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:29 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18321 From: Biju Das commit bb6a9aaf670735d6583c76073ec41190f5404dc5 upstream. The clock structure for RZ/G3E is almost identical to RZ/V2H SoC with more IP blocks compared to RZ/V2H. For eg: VSPI, LVDS, DPI and LCDC1 are present only on the RZ/G3E SoC. Add minimal clock and reset entries required to boot the Renesas RZ/G3E SMARC EVK and binds it with the RZ/V2H CPG core driver. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das Link: https://lore.kernel.org/20241213123550.289193-3-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/Kconfig | 7 +- drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a09g047-cpg.c | 102 ++++++++++++++++++++++++++++ drivers/clk/renesas/rzv2h-cpg.c | 6 ++ drivers/clk/renesas/rzv2h-cpg.h | 1 + 5 files changed, 116 insertions(+), 1 deletion(-) create mode 100644 drivers/clk/renesas/r9a09g047-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 688c088a68d9..e1950ef22baa 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -39,6 +39,7 @@ config CLK_RENESAS select CLK_R9A07G054 if ARCH_R9A07G054 select CLK_R9A08G045 if ARCH_R9A08G045 select CLK_R9A09G011 if ARCH_R9A09G011 + select CLK_R9A09G047 if ARCH_R9A09G047 select CLK_R9A09G057 if ARCH_R9A09G057 select CLK_SH73A0 if ARCH_SH73A0 @@ -189,6 +190,10 @@ config CLK_R9A09G011 bool "RZ/V2M clock support" if COMPILE_TEST select CLK_RZG2L +config CLK_R9A09G047 + bool "RZ/G3E clock support" if COMPILE_TEST + select CLK_RZV2H + config CLK_R9A09G057 bool "RZ/V2H(P) clock support" if COMPILE_TEST select CLK_RZV2H @@ -234,7 +239,7 @@ config CLK_RENESAS_VBATTB select RESET_CONTROLLER config CLK_RZV2H - bool "RZ/V2H(P) family clock support" if COMPILE_TEST + bool "RZ/{G3E,V2H(P)} family clock support" if COMPILE_TEST select RESET_CONTROLLER # Generic diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index e7ff58c0a480..a1fdc48c5c7d 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -36,6 +36,7 @@ obj-$(CONFIG_CLK_R9A07G044) += r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A07G054) += r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A08G045) += r9a08g045-cpg.o obj-$(CONFIG_CLK_R9A09G011) += r9a09g011-cpg.o +obj-$(CONFIG_CLK_R9A09G047) += r9a09g047-cpg.o obj-$(CONFIG_CLK_R9A09G057) += r9a09g057-cpg.o obj-$(CONFIG_CLK_SH73A0) += clk-sh73a0.o diff --git a/drivers/clk/renesas/r9a09g047-cpg.c b/drivers/clk/renesas/r9a09g047-cpg.c new file mode 100644 index 000000000000..1178335dbed3 --- /dev/null +++ b/drivers/clk/renesas/r9a09g047-cpg.c @@ -0,0 +1,102 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/G3E CPG driver + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzv2h-cpg.h" + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK = R9A09G047_IOTOP_0_SHCLK, + + /* External Input Clocks */ + CLK_AUDIO_EXTAL, + CLK_RTXIN, + CLK_QEXTAL, + + /* PLL Clocks */ + CLK_PLLCM33, + CLK_PLLDTY, + CLK_PLLCA55, + + /* Internal Core Clocks */ + CLK_PLLCM33_DIV16, + CLK_PLLDTY_ACPU, + CLK_PLLDTY_ACPU_DIV4, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +static const struct clk_div_table dtable_2_64[] = { + {0, 2}, + {1, 4}, + {2, 8}, + {3, 16}, + {4, 64}, + {0, 0}, +}; + +static const struct cpg_core_clk r9a09g047_core_clks[] __initconst = { + /* External Clock Inputs */ + DEF_INPUT("audio_extal", CLK_AUDIO_EXTAL), + DEF_INPUT("rtxin", CLK_RTXIN), + DEF_INPUT("qextal", CLK_QEXTAL), + + /* PLL Clocks */ + DEF_FIXED(".pllcm33", CLK_PLLCM33, CLK_QEXTAL, 200, 3), + DEF_FIXED(".plldty", CLK_PLLDTY, CLK_QEXTAL, 200, 3), + DEF_PLL(".pllca55", CLK_PLLCA55, CLK_QEXTAL, PLL_CONF(0x64)), + + /* Internal Core Clocks */ + DEF_FIXED(".pllcm33_div16", CLK_PLLCM33_DIV16, CLK_PLLCM33, 1, 16), + + DEF_DDIV(".plldty_acpu", CLK_PLLDTY_ACPU, CLK_PLLDTY, CDDIV0_DIVCTL2, dtable_2_64), + DEF_FIXED(".plldty_acpu_div4", CLK_PLLDTY_ACPU_DIV4, CLK_PLLDTY_ACPU, 1, 4), + + /* Core Clocks */ + DEF_FIXED("sys_0_pclk", R9A09G047_SYS_0_PCLK, CLK_QEXTAL, 1, 1), + DEF_FIXED("iotop_0_shclk", R9A09G047_IOTOP_0_SHCLK, CLK_PLLCM33_DIV16, 1, 1), +}; + +static const struct rzv2h_mod_clk r9a09g047_mod_clks[] __initconst = { + DEF_MOD_CRITICAL("gic_0_gicclk", CLK_PLLDTY_ACPU_DIV4, 1, 3, 0, 19, + BUS_MSTOP(3, BIT(5))), + DEF_MOD("scif_0_clk_pck", CLK_PLLCM33_DIV16, 8, 15, 4, 15, + BUS_MSTOP(3, BIT(14))), +}; + +static const struct rzv2h_reset r9a09g047_resets[] __initconst = { + DEF_RST(3, 0, 1, 1), /* SYS_0_PRESETN */ + DEF_RST(3, 8, 1, 9), /* GIC_0_GICRESET_N */ + DEF_RST(3, 9, 1, 10), /* GIC_0_DBG_GICRESET_N */ + DEF_RST(9, 5, 4, 6), /* SCIF_0_RST_SYSTEM_N */ +}; + +const struct rzv2h_cpg_info r9a09g047_cpg_info __initconst = { + /* Core Clocks */ + .core_clks = r9a09g047_core_clks, + .num_core_clks = ARRAY_SIZE(r9a09g047_core_clks), + .last_dt_core_clk = LAST_DT_CORE_CLK, + .num_total_core_clks = MOD_CLK_BASE, + + /* Module Clocks */ + .mod_clks = r9a09g047_mod_clks, + .num_mod_clks = ARRAY_SIZE(r9a09g047_mod_clks), + .num_hw_mod_clks = 28 * 16, + + /* Resets */ + .resets = r9a09g047_resets, + .num_resets = ARRAY_SIZE(r9a09g047_resets), + + .num_mstop_bits = 208, +}; diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cpg.c index 6f096abda33c..1612864732e4 100644 --- a/drivers/clk/renesas/rzv2h-cpg.c +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -972,6 +972,12 @@ static const struct of_device_id rzv2h_cpg_match[] = { .compatible = "renesas,r9a09g057-cpg", .data = &r9a09g057_cpg_info, }, +#endif +#ifdef CONFIG_CLK_R9A09G047 + { + .compatible = "renesas,r9a09g047-cpg", + .data = &r9a09g047_cpg_info, + }, #endif { /* sentinel */ } }; diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h index dcd65e9c09da..fd8eb985c75b 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -218,6 +218,7 @@ struct rzv2h_cpg_info { unsigned int num_mstop_bits; }; +extern const struct rzv2h_cpg_info r9a09g047_cpg_info; extern const struct rzv2h_cpg_info r9a09g057_cpg_info; #endif /* __RENESAS_RZV2H_CPG_H__ */ From patchwork Fri Mar 21 11:00:15 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025262 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C803EC35FFF for ; Fri, 21 Mar 2025 11:01:29 +0000 (UTC) Received: from TYVP286CU001.outbound.protection.outlook.com (TYVP286CU001.outbound.protection.outlook.com [52.101.125.50]) by mx.groups.io with SMTP id smtpd.web11.18708.1742554886872899739 for ; Fri, 21 Mar 2025 04:01:27 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=AF5fzBuJ; spf=pass (domain: bp.renesas.com, ip: 52.101.125.50, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=e2uIJgw8ooZoUJ9RSDL5oeOWZci9xPfCCOYPxfJGoee00Azx+Eq9V7gDe9p5QI+mcfs6l7S2vfRfpbl6zvr7ZhG+ROVpYWRMnnrjfk2mlsJFivwthr1paLPlZYreQ5Xy4zK6NXoO4R1IsEX7wHtDf+v/cSxCt8y4UBxso9yu8jeasoY1xOqFAX+Bz8Hv8LN2JdMxgflx0lsWn0Oc4n6nkesv6GS2va7D1jxPbuTBnl+xfCSLFLVDPuTH7QWIo6cEYvVxyw3Vxh3pw35RbwPRGy/QkAedbmnQaOYkSY2KVAJROjNTHvI5D3xr+nVKeo6Lv/BRljeg+P7Kk1Vca4F+Hg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8FdzhrUez+9OzyWWw2ubmmd/3FVDiQOwaGd08GIUKQM=; b=NK1SLPJcI9sDHreZDuUSa4CGmRIEGkpkT5awB6yIPlmEhyKTVaj0iGV5OOa6uuSGv8h/D5erjjaXg7bDmEhBjJyz99bA14GJ1Kkn0TwGVxsxqLqHo5RHm5Z7ZjJGptNvYl4YhZgV5T6a2qT4KpJl9cBzEf4Pr+a+2UkV41pZMLWGoMp0ot5hCpp390LtA5T05xvwOHKg/LEoCVBoQKHx7bffUDFhI1n902zp9TBXOSgWlIoEDdXL355bKWpZwkFwdu3XmF+WE4enIJv8TL8uA1f/1OmXC9gF/+OaTAbCWL54mc3W2D+QG8lBnP8etZSIliYYFpmeV02wuywFRrHgqQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8FdzhrUez+9OzyWWw2ubmmd/3FVDiQOwaGd08GIUKQM=; b=AF5fzBuJf9I32pxEvudRnDD8wl0fX3fpwd2isIfb3ENxdh4JppfgLGiCJpdqKuY6gSLoSkrjdPHs764nZ9Npdrz34geXRCg0T2bQaYc8csuwuoDHVLb4u+yEn0Zc4Yjha+GyK5v3XyHB0nA7I7T/uVjzLm+ci2jrkDrnHtGY/Kw= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:25 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:25 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 15/21] clk: renesas: r9a09g047: Add CA55 core clocks Date: Fri, 21 Mar 2025 12:00:15 +0100 Message-ID: <20250321110021.3612805-16-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: 05bb2804-c107-4c20-8abe-08dd6867b8b9 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: qRkIXNn+V7DgJmb2ycu6nJRp+MaoPGhFZXm7IPOuTzygE2IaUAV8jdaMlBjXIil8zxoq8L3sX2qqsWBwa7iNrNo+RASp1n9oOYs4IMgCkprbNMN2BU8uSCzy/BJHTR+jlAMR7tRBSRhotLJ3R9/2FFd8nUAa503AsuXU2BENM10B5M4z/oatwbS68ZN/WDk4GMMaZkzXyUFtCfhVcPgLSjCd1EhtUGTpXTrXrsQQK+Dt+P0JeV0yeN54GuIfrpqkSFKxSsrXZOlPJHKqLEueK+M9Mn3hXtMwIcVynFGCqqf6wK//3VOVrWyQXAdQ2Gm7phg76+JJjOTLev4Z7Kh+rOQRdlM4HLbdbIt4WAs29PIEVIwWPkMhv+T/SspVdB+T4p6i6hN+DkfRfovCuFXMWmHC7fMN+21FLws8/D1XhuZQ+D0+L+6PO4t7O/6e7PNcqysCJdvYLTvcAqggOyNswWEJGG+rfbI1RposPD3kP9Wzwu9M+8x5LX/vBqd6xF50v7Hvhm/26DxK1Rl/XjQS505B4DhM2OQFWtpR62EKZpsE67wWYpXo7S5MkDrAplsVWzGakGVdYjC/kFKFZ1nVitj1zGYPOG/yV6A6rvZKQlyBFOxkyTDUr7fH0QB4u0aPFDcTRn5trmxY35QwbwqihACWpDhTiNe9K4IQPMKsKtRyOTBJa39RJdYg628RW0PqJKCTNkm28yLsKwhwHV9MsUc6IMWhZEPdIGKE3Qr/mTJrRtQfxP2HW+uIqLIwxX2IovLjcR9EnNdYCIrvETO+yUsDru/Z6FATnzVLamZSMvSyNVE3DXA5gUyTTTKrh4h07b4H6avjLvSOay0g3vrGxeAJdKFGdHkvqro1FsFaLwOg3s3VJ7aTD7DSXaT3dlJGZD2oKIBKVSj1ut17S1ipfOPiK8sECn+Sgrp4zdx67x8zfs2lIviedwPi0rLNhkYskZF+9DZa9IV8tJuxTyip5gsPQ1Vp9v/CXF8Ez01+Jpc9pkbn9xEYjW+7zj3p0Oqe7+7yXggxb2WsJcOiz4mnvgdWFI1h8diqMmLPQ7ERYtlnoAsJYpbR6YqipIp8ZAAVGs+s81uzzSx8In2sBtUp3j62OWFftSTWQlQapVS6o8Z6G1Wfz5FHQKD/ZqoCbnIFe60czg53RXIkynzWbXV1icYu72cM/Y2t7j3lTEB8XJAVZsOBqohcFS07gmUJQmiatJJXRXUbAszFS+PplQEvnqOxrrV4ceehtxub5RfhDxOq6ESzGv3P+soG0cAh3yVCnrSLo9vSgL0DVs9ld7OnSO5qi6BBeGqVy4ZSdGpenGUe8sGMfoEGyEJ7KpfEtMzOaoEybDbU3hPp8aBY/g0QxvFWZVIkytlIXbERrIFnQXhszX1zofb3FN3QOWMOQ7YPyKuE1ipxHvLgarPi0S/6sjwPKTCvo21VYkOW3rWUOPqCKWn/e5JfwGCMDK1FxHGo X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: hLejkU0C5alNT1Wpn4FOYwa6xhOuErJxALi4QK6HBhTy/eYBDyLmNv7P+OfpkghCO+E6zWvqimQ0K/4m5uK94qyVRPW5IwQP8hddVmCyUiJeOGuQ6GaMJcEPVAb0PQx/u1msdfUDJR3YQFRS2aCCsJ14uCeohUL7UCA0zHbBKTBv96ZaGUgdSShNYndPkAXEa+ConKhMgAOQsxb2Eaio720/Jjr87+SqC2RwT+Cl/vhoKavs83yahHSE/Lisd/I0WRgeTO0hkCcuNvWfTkrr5AYLGTaTm2ukWeggSN5pqFjkZ3NUhwuIlvFq9sTSkfOa78+O0N/LsJzG95soXrDuSWOVXsiqmDWTlHK0cSlhmu3Ay141DSmo49a91GvGxQfpJ5m9QGmO/z4u5tAUDUS8ivmeu2W7VKLCVH6H5CQw1zMM7pkLKqWpWLE9yOptph3jhfRToUrKV4S+JxQvflrXfhPDzDWn2iLWrZKsmcn8dzOsgQikb/mM9FB+hwFV0d+XYvMqwyMMtlsaSE/lt+1sBgnduLzkXHh3bXG8J3xD5wXSaeIbOSlJd3mZAUFZHvwecxPj0egbLuFlg0ShMXwmZl7ZCXm30xJyQQAbBqY52qZGVp9PXY3h8KaVjCrYdotMWoCBX+esv0DgMlDmHscgGHV4cHIJDdEvnkSEmFAdkaafZmNCadv/dB9Se4AKwi2hyw0AFoHo8VVPPyCafkKh/TBWP1/K2nhcgCO+u5DhIfd3PoYmt8xRhInQq4HVNfEEkTwCJ0sPz0S3cNSgrd5sFfrXGfZU0V7SQVYfku9xjQRMwG/KG0JsJAMii6ZygNcW6mjP5qobg8wzixKmtvHPPNRJU3zSz9O9N/X/vIeot8G4wJBdagqafvXJaV8lwdH1a4t4/ogNbiUKSkKpVTZVBwKs6CrKsHnC+r/KjrD0sxgf7umVWcA7byGsaznq+MYc9SyIgFtKmL+LW/mASjmx+56LT1nMweWLw17kZeELnvHiw47v2RDsvmYPDK4paSGMCmkZv3+4uwXttakWv+RCXtr278MLrfhecmreFIpSJEFoJr+lHxKN5g0Sr6BRNcgvLTfXUD2po5cNPHWP5NL2ZWSocdTvaPxmk159lPkZwCjeObGQgMfKCRey7le04ekMXoiLtGRo4pJ3Flfg/UjgOSsF2ee7jt6BvPFw6j0Caq9eB6juphnV0HNEPCBncmp0YIx5lwHc0sJhIxfUD200Wy3QyK/ls10j8uh3RlVdtncgjvoOHDnGs8o7Sj2zQLHMGXdfGPPn6kBFL9KsbEneX0U+8fVEMoKnEJ+RVM2Z/Kal7sT4E/Dx7QLcXPXcwQD6YDozZFAlZ4xM0yo1ZKWHwdCmjQV13gBsqAeeoG/7qxLvK7bbpnP8NtD8HzHlcHtXoSxPkvSn2Xfl7mmKz1qUSGBOCgm3m4vdddm7amACVv+EsdF13kRZQG/3TMeRTsjoK0S7bupc7VayqZvg11Fr/VEA3dQl/fC65PGEEYELwaKHLcq+0VCNb3RfIruKWgP9/5Vx/a+1wStD8KWyC6Z7Q5nIDTHqqTIJqreG9CDOKUiIpcX/qjEjwvjorCXXFV+71p2ulzm0Az4W8+WdTCTYEH/hGzLB8c0a/80ClxuJICU= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 05bb2804-c107-4c20-8abe-08dd6867b8b9 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:24.9701 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: UEDV6a3lbA3rM9mmLyVTlH70raixumwrWHNBj77sxWCZakMqP1loeNL2oJOQffzKdW0w5i+b0MchkRzf6lX+BqGU0Knf3UEFowBlLEFXoQJBjblwafDKzUKSAURX3eaz X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:29 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18322 From: Biju Das commit 3baf0273c0627b7e6029304166df17e07c6796fb upstream. Add CA55 core clocks which are derived from PLLCA55. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das Link: https://lore.kernel.org/20241213123550.289193-4-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/clk/renesas/r9a09g047-cpg.c | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/drivers/clk/renesas/r9a09g047-cpg.c b/drivers/clk/renesas/r9a09g047-cpg.c index 1178335dbed3..f5966c08de41 100644 --- a/drivers/clk/renesas/r9a09g047-cpg.c +++ b/drivers/clk/renesas/r9a09g047-cpg.c @@ -37,6 +37,14 @@ enum clk_ids { MOD_CLK_BASE, }; +static const struct clk_div_table dtable_1_8[] = { + {0, 1}, + {1, 2}, + {2, 4}, + {3, 8}, + {0, 0}, +}; + static const struct clk_div_table dtable_2_64[] = { {0, 2}, {1, 4}, @@ -65,6 +73,14 @@ static const struct cpg_core_clk r9a09g047_core_clks[] __initconst = { /* Core Clocks */ DEF_FIXED("sys_0_pclk", R9A09G047_SYS_0_PCLK, CLK_QEXTAL, 1, 1), + DEF_DDIV("ca55_0_coreclk0", R9A09G047_CA55_0_CORECLK0, CLK_PLLCA55, + CDDIV1_DIVCTL0, dtable_1_8), + DEF_DDIV("ca55_0_coreclk1", R9A09G047_CA55_0_CORECLK1, CLK_PLLCA55, + CDDIV1_DIVCTL1, dtable_1_8), + DEF_DDIV("ca55_0_coreclk2", R9A09G047_CA55_0_CORECLK2, CLK_PLLCA55, + CDDIV1_DIVCTL2, dtable_1_8), + DEF_DDIV("ca55_0_coreclk3", R9A09G047_CA55_0_CORECLK3, CLK_PLLCA55, + CDDIV1_DIVCTL3, dtable_1_8), DEF_FIXED("iotop_0_shclk", R9A09G047_IOTOP_0_SHCLK, CLK_PLLCM33_DIV16, 1, 1), }; From patchwork Fri Mar 21 11:00:16 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025265 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C9A92C36002 for ; Fri, 21 Mar 2025 11:01:39 +0000 (UTC) Received: from TYVP286CU001.outbound.protection.outlook.com (TYVP286CU001.outbound.protection.outlook.com [52.101.125.13]) by mx.groups.io with SMTP id smtpd.web10.18702.1742554890359190300 for ; Fri, 21 Mar 2025 04:01:30 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=d8GZhok5; spf=pass (domain: bp.renesas.com, ip: 52.101.125.13, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=SwwZMm8+qyzaqNPZ5zmKLVFl7WQHLdERVI8dI2timfzc89cqc0sGlLfajgpbmltm9hMcBvIQQC7G5SRO5LWkgrQtraY1J0DQIPB9iCzcakD8ybys5REFqzj6Vbp/ffaliMXTJF8yzrDKRn4/GyR5TYTZIDGeyT71QorwNZB++CNujlJdHkC7ok9MCmcdwKaD8Bo/dIbsdxg2jqgI7I5yfbIrXMpgha+yl36CqQ1fANoO9HZqLMpBk7FB9VQ/V0fqppST9XevXqhZGepRLYqaHfRhznX8pW+UvdzV8KouHiQ+s/KDfaI/bdoCGxRexDx+EXn6v5MfPMr/PwrHsUcF5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=e81R+o79q7ezsPUN5QrK4Q1EzUVhpWh/Z/ivtfIYbr8=; b=Wn7S4mRLAF9iiS0bKjJjiS64MgyZtTpu8tuzHGmoce8VFFY/OPfwmlsMoPMOGYLoArbAru/kcSl8OOfSu/EqgA+ETrKZYIXSUcyKU2f4e1ZZ3sfvfeh3LEYixI7Fimaj3oNTXnmtYxDdIr4cK40ZCG4MKA5AAk2P0Qo5QfoeOU6xMEXDjNDXUKNCux9XFNiNJhHPefuvOoQSNZu5c/D+n4Gc37qukBPZCL8fbI8x+dkad99zVL4Itg1EjLYrpk0bXbfQxAVyRl1MAt7FkOqQvK5N/2k9XtrriDm20VIwNKkIDzLi6L3pDNGl5x/pP9YnlGdz23EotdtDH8QyDUJqfw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=e81R+o79q7ezsPUN5QrK4Q1EzUVhpWh/Z/ivtfIYbr8=; b=d8GZhok5S7NkoXfW005Q6nftgxEafd1PPtrZabTCdB0VO2fEnSNCnAkWs0crW5mfrAQ5qk5EjU31p0YT32IjNnQokChF6PLRideIveoeI7D9YUwpq6m7GgL9A425FB2xgpindnstK7SsoinukIobIrXyaSXJ2Y/dSzmHtOjOx6U= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:27 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:27 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 16/21] arm64: dts: renesas: Add initial DTSI for RZ/G3E SoC Date: Fri, 21 Mar 2025 12:00:16 +0100 Message-ID: <20250321110021.3612805-17-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: 700d3fc4-2c69-49cf-b486-08dd6867ba74 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: xX3UaJyguFmlEh4MSDbrpWmrfM2m18GXZyBUMToOA6ckBkii3GXIC/LqsxH51HT+ZuQf7aAWwRpZtwDTZZN0EgGOd2pc22cVXyikBQ3wZti2mNlEmJeGGBUniRViRo+CF1RJYv2Kg5xy383ns0zi/gLfNhkHXc3SmSU3U6gEQCLkKtnPZ/eA1MfzRxTHnzNkOPWMiTrccgoJp5JHoHJpt2R5RKtyILwtljXT3h6F2LBwUFkjQ+r0IVbRnf7l1Oh3DEZDoLCI2lanKsIGLWIT9jYuIyDnBdjZVlBz3sV9UkeKdLg3sCicOJ4yBABPZpGLpyui3cs3Tdt9Ft4g8agwjVbHAYVdNp3dUUuoA5nannYXzpktWy+NiZR1W21gAh8PQ43AnibyD6RwFTfO83I6y+B8huQQpGZ4hACyUJ63fp5vnLf65cujaYPCSPVYJmQxHZJ3WYOAZyPjCPNh3EgkZS0GPpgVfZXwrmprtEiNTqiI9J5/pfFWYdKMX6Z8Sw5UOHDxiQqO0BgpwZPhlT3w5sLCkBhnTBPROyQ3BJ58AqiTbMb2liqP88Ox++JJkTQfSR0dP7EP/DZbyVPJ8R/6gtDkSTcGJl4GycMuFQtecuI6F1VUtxLsfqb4DEvh2IinWSvdB4hyeTmYMdSfT7e4Pd3VrdIXGzhxRYo/cupXlqA4GW7m6SMJcAUE89zt87jGHlgto+lkgomH9gvcZ91XIL1p3VJGjwkD0ziLT2IVyBmlx3d32WDU4S38Y+5xL5MLVarX3sqT9zgVkE/os7ZZOBXN0V5B4hrQgdr1OG9Apeik8CWkrql7nHFVSOlMsC17bdO2fMl66a2kimNu7oFfTNgfXyNI0/RiKu0n1pPO9Px8O+Kc+XbF3xMJgHmn5qN1sidrT72YF3TYDl7Nk8t9Jmph82sIL/EjWUwIfjYt1tzqq0L3rST9JkBCa6WMQSdUMHoQLKASEnmKpECmMbaB6u/Zpv+yJWKzi8KdlqSAMxb2ttiv2iDFDepxxzTSKgpbAavrpyL7H0GMM4pvjTXUZ3qI3fstaGg2qJbprEVPzXox1cONZAzA8+3iT1s07j6vaMnQyb0yghMV/f0KjwJp0ngakK3e8hcWS0x2iZb856SZ3+xQWSERUjA8YZe6rcRWH0JxB4xAD863E+e6enhIRLzXRwXzzhAXB3wUO+MnhGjmXzqWrg7PgT8KDstO3XXTZ8jJcQ+Mzdnbe0XHBX03+vGT7+/TaP52AXcEjoZF5vcxCdMpq1AJ1jEOI9g0AQn5y8DACOw8jzyUlq1u4XyRm6i56JhTCqia3SkHxhpqRTUrR8F7ZWFnqOJAftJC4e+NeNi7GyMwPAuxeCPns1axHlCn87ui7mN21AdlVYqtEFidkyeL/mAzD3Ph9fDBw+hxHls+LjGLJTH7onmX+A2blriJOLRezdtgAAIiGC4Ak+C8y8HtXL0OKVmwzSLySZCx X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: yyaTxe8NbDrhAoPSAlZF/IK5t0qUR32EfOcLzR8d3VIV/2fVrOv+tJTLCHUv4Z6ESUa4psMz9tyvC9s3YqLl/5qcUeTiGQn4yCv/4iTkTOECEs3q+13Sp4G6wJFgSwoZv6aWFe/nVgTqL8/T6Pw8dGTa80HnL9tTI8tcUNHkA2k+0OHU72TYEu8Ue7gdODQrtqOGzUmN33nPdGwmGH78MwnsFZd5fbCWXJ899ZgAhuw95uYCyEWHif7yPNZe9z27IPvqwtarx2zszwywGVB5xAJRv7dtHzf/k/NfBwM0LXxLPJ9lSPc6x6tTCTYcnBZ91/QU890I9hW4RUkBICTbFB2AsWyGglCyiD5BExMDfiChiaNLcwyRobCiE4jvsgBFNCmyBOi2a1SIPWVpxRQxoBz1fPTxT/bn1qnwuy9MOQ+/FuHep2bVaQHeyXsjARA8jtJu2rvC4dTaYiB2Nxa/IbDARqBQihMOOe2Mc3a9oHbxFj6Ok+2+3apLBzNvBQPHPzw6m7led4UYbJPUaByvU17bNcUqNzQRACLJIFr1wW940b+iezaIPU+YtRUAIC9rVlC+MtvpNW3frKRuftmvuhTdB+DFuASuYVJcQavHeeBYALWY8zd1BdUWkTNd+gNIhEQKwmXAwOmHX3hR5rGfmbRm0Ewsy9QYkngYkPcwoO/azjNpWmaTrMKYMhRTudalKoXOnRSVG0/xEnYUVM7VAnrltVTpmCDJL0oG4NCvpxF6ad/pFOv3kKQYECRM0fMm8I+TWb8KVgCwlNZG8955EGt+IcLtRnc8EWACEYhAasKpQoB7ttQI+BOyA8INrT7vSg8dxef++RF+7BZu51zQvaBCvCZr8clcXqj97pvrcMzKxikCJCXgodXaXvw+70yUgV4yesULMrP9jSvsGuR5DpHkgmVbG3q7wYWtLaSW5eI9mxG1Xfar9GuhpxCtLWzsl07ZYtM8r0mmZCBpcRKRLzSlGooDp/bcQIg+uhbVOmrL3pqeqPRzXV4ncwG6wxSfGTcRzgYhj1KDiehBnFjrplNlFo/xMd0ayuv/SW6MbT1zgUSSOKBG09Geh61Exi4vHWyzacP059gu5TqwlNFiEz78erqU8ut6vu8782oXU759C5+qI9AJPuCldXwOW4W78ousWW0kbZxzQQ/JnkJbbOaIB27ErL+W6R0L4vgxLCgA3rOCkIhXJRc3syGbRUxlB8mZlQb3E5C9mt8TPvUIiFle6H4yX8rInYOgpGn63++FsUSVuLXgI1lTJZJj1KZwADOhK3EMyL7Uz2W1pXngoOcgL6nH+AHwhax2L8fMAGnzh+JBKohtbsWigCKnj+G90HKYQwwYl2BbfGLB0EXod6Cx9pFrImIsO93F3cGj1afhd/TQWvUu+6XRrBcknMEmDy0bKBWxPt0BFT+13s1Q5CqqxfGxs7E96tp2T6y0Ki4ioaiJ/4fGEXsZIeWFy/CIzCgyzLfIb6sXmMT3RcTKAnX9O5Ei9Js8f/Gzqw/ilgwzxACc+U8hFpQGNVtu7bNvEFThkbxj3EllHNETul/6G6mWgcu4WIMazhP1bPrQC+uF7lrTYUXni1OmWdslwnX5YExX/3XjeZyunLfwXT13tm13mHvSecV6DDFxB4+BY4w= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 700d3fc4-2c69-49cf-b486-08dd6867ba74 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:27.6490 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: iJd1sEEd3KoarXfcoHqy3/YkCoPqFFrDHKHUqHawiAa8o9VYf3UrsRn4fFfFWGdr+H0VUqFNApFEvOzYALTwA7kQMLLQBmix6b4LfUuRdMOuCrx+deHnAfUY6tYPguoj X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:39 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18323 From: Biju Das commit 9977754eeebed749a071492d98e46700307c0bd1 upstream. Add the initial DTSI for the RZ/G3E SoC. The files in this commit have the following meaning: - r9a09g047.dtsi: RZ/G3E family SoC common parts - r9a09g047e57.dtsi: RZ/G3E R0A09G047E{4,5}{7,8} SoC specific parts - r9a09g047e37.dtsi: RZ/G3E R0A09G047E{2,3}{7,8} SoC specific parts Signed-off-by: Biju Das Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241203105005.103927-10-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- arch/arm64/boot/dts/renesas/r9a09g047.dtsi | 144 ++++++++++++++++++ arch/arm64/boot/dts/renesas/r9a09g047e37.dtsi | 18 +++ arch/arm64/boot/dts/renesas/r9a09g047e57.dtsi | 13 ++ 3 files changed, 175 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a09g047.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a09g047e37.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a09g047e57.dtsi diff --git a/arch/arm64/boot/dts/renesas/r9a09g047.dtsi b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi new file mode 100644 index 000000000000..4176b9aa6892 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi @@ -0,0 +1,144 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E SoC + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ + +#include +#include + +/ { + compatible = "renesas,r9a09g047"; + #address-cells = <2>; + #size-cells = <2>; + + audio_extal_clk: audio-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + /* This value must be overridden by the board */ + clock-frequency = <0>; + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu0: cpu@0 { + compatible = "arm,cortex-a55"; + reg = <0>; + device_type = "cpu"; + next-level-cache = <&L3_CA55>; + enable-method = "psci"; + }; + + cpu1: cpu@100 { + compatible = "arm,cortex-a55"; + reg = <0x100>; + device_type = "cpu"; + next-level-cache = <&L3_CA55>; + enable-method = "psci"; + }; + + cpu2: cpu@200 { + compatible = "arm,cortex-a55"; + reg = <0x200>; + device_type = "cpu"; + next-level-cache = <&L3_CA55>; + enable-method = "psci"; + }; + + cpu3: cpu@300 { + compatible = "arm,cortex-a55"; + reg = <0x300>; + device_type = "cpu"; + next-level-cache = <&L3_CA55>; + enable-method = "psci"; + }; + + L3_CA55: cache-controller-0 { + compatible = "cache"; + cache-unified; + cache-size = <0x100000>; + cache-level = <3>; + }; + }; + + psci { + compatible = "arm,psci-1.0", "arm,psci-0.2"; + method = "smc"; + }; + + qextal_clk: qextal-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + /* This value must be overridden by the board */ + clock-frequency = <0>; + }; + + rtxin_clk: rtxin-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + /* This value must be overridden by the board */ + clock-frequency = <0>; + }; + + soc: soc { + compatible = "simple-bus"; + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + cpg: clock-controller@10420000 { + compatible = "renesas,r9a09g047-cpg"; + reg = <0 0x10420000 0 0x10000>; + clocks = <&audio_extal_clk>, <&rtxin_clk>, <&qextal_clk>; + clock-names = "audio_extal", "rtxin", "qextal"; + #clock-cells = <2>; + #reset-cells = <1>; + #power-domain-cells = <0>; + }; + + scif0: serial@11c01400 { + compatible = "renesas,scif-r9a09g047", "renesas,scif-r9a09g057"; + reg = <0 0x11c01400 0 0x400>; + interrupts = , + , + , + , + , + , + , + , + ; + interrupt-names = "eri", "rxi", "txi", "bri", "dri", + "tei", "tei-dri", "rxi-edge", "txi-edge"; + clocks = <&cpg CPG_MOD 0x8f>; + clock-names = "fck"; + power-domains = <&cpg>; + resets = <&cpg 0x95>; + status = "disabled"; + }; + + gic: interrupt-controller@14900000 { + compatible = "arm,gic-v3"; + reg = <0x0 0x14900000 0 0x20000>, + <0x0 0x14940000 0 0x80000>; + #interrupt-cells = <3>; + #address-cells = <0>; + interrupt-controller; + interrupts = ; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts-extended = <&gic GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 12 IRQ_TYPE_LEVEL_LOW>; + interrupt-names = "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt"; + }; +}; diff --git a/arch/arm64/boot/dts/renesas/r9a09g047e37.dtsi b/arch/arm64/boot/dts/renesas/r9a09g047e37.dtsi new file mode 100644 index 000000000000..e50d9159e832 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g047e37.dtsi @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E R9A09G047E37 SoC specific parts + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r9a09g047.dtsi" + +/ { + compatible = "renesas,r9a09g047e37", "renesas,r9a09g047"; + + cpus { + /delete-node/ cpu@200; + /delete-node/ cpu@300; + }; +}; diff --git a/arch/arm64/boot/dts/renesas/r9a09g047e57.dtsi b/arch/arm64/boot/dts/renesas/r9a09g047e57.dtsi new file mode 100644 index 000000000000..98a5faebd47a --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g047e57.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E R9A09G047E57 SoC specific parts + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r9a09g047.dtsi" + +/ { + compatible = "renesas,r9a09g047e57", "renesas,r9a09g047"; +}; From patchwork Fri Mar 21 11:00:17 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025268 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id D9A29C36000 for ; Fri, 21 Mar 2025 11:01:39 +0000 (UTC) Received: from TYVP286CU001.outbound.protection.outlook.com (TYVP286CU001.outbound.protection.outlook.com [52.101.125.31]) by mx.groups.io with SMTP id smtpd.web11.18713.1742554892532213576 for ; Fri, 21 Mar 2025 04:01:32 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=ibklFU8B; spf=pass (domain: bp.renesas.com, ip: 52.101.125.31, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=BdbD5peclVLJ0DeWkA/yc23m392C2jlVNeke1T9b/WBPD7BQ3f/xY7NCS7upgj0mcyhsHf0Ese5uq05j7o2nWpCQdxi3/+a/I6XblEGkQCaGl5XA9xI/+DnGMuWo3492FmbPWa8jz32pDRW9UYK8r0xXqtziRGyZfXVKDnEQnLrRos4TuYzi8jvdXlhjOnXcgJs7n1YDLxWQq0WnERfxT/9qoyt+Pm+5ubfUNL+JmZlLgPGbOD3baZcBk1bpyvZWD6KsVR97saWOhYYgvrtJK6dg4ss3Bo8Bi1CCYB33FLComOLURG5TXFnHnmkhX2J7mt8tgRaXt6SGPCdqbYzOAg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=MBOwOG9p8YvZcrsfKNQiRyOl3cRqymGPE1IF/kOnwgw=; b=Uka5KOD1xgy8VnX6CbqPk5kmuB1U0yiGQpZTKX3FmIiYEPS/bTaKi/3MFKhuFJeJsvHOSCYcw2Gq9+hFYqTy1iQVEjphpdk3wHOqDzGdlaT3a8SSxXeDxoLDPM5zDkQrqkbYy8Qf5yQjkbpFWLNcoxBKaWXhItDNeCauQjvh+iqFF6CysgKvfBnCNyJ2DwW2ysSOAeSKYEGtuN7BsEermx9ERloqQtjgdJn5jJaQjvprNkJc49OcKtjLG6D+j6idq0FgPnhK/hzn0BJV9NsWShArzuSyUcCsAhOHe+LkA2AfW15FX32tVkAY5qQFG1MiMMeH+w2RCX8DpinmtKy8hQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=MBOwOG9p8YvZcrsfKNQiRyOl3cRqymGPE1IF/kOnwgw=; b=ibklFU8BTTidEYAaoYTQeq/o3dCHx68nMDI+4EGpfMYq97nQoSSPKkJSG8dJTShXodMhnqBLdfim8JGv4q0tfYkJq3vlJnRPT9IHISLXdh9gb6gpSeZKbr1NLEW4FeS5FyOt4jGhY7tlo+z6emIqyRnW6YZdLJXqQsuKGKVYK6I= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:30 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:30 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 17/21] arm64: dts: renesas: r9a09g047: Add OPP table Date: Fri, 21 Mar 2025 12:00:17 +0100 Message-ID: <20250321110021.3612805-18-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: 606707cc-1b8b-40ca-424e-08dd6867bc0d X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: KI16GPV5BdqG1DT5Z/UxkdIT9WfzFJD6PAbKmedTN4azETiO5RvYdO6tTVoSk9rrZdYoLHS2A6cqJKChyCSSX94OMoZvXk8LbWUYUD9nviJ0enslTagNpvha1FXpQf+YQ5vZx8mTp1pgs9SG6Pvmvxig12XzAXNocp+gyUylr17femxRxPxLl1z8deWxlhauOBDYDKVOT7uvWf9Zi9WERP2Dima8llNdAawr8k20GUdshGvK8/wg3iwVo+NNexpwCNMsds1G33MZNsOOVAjRgNtYXmvpMEFLZoOsQzXpRJmYXzmdalSwhYnufoo97AH8G8utXJ5nruqFgIEIsyb0wDaVFf+LskO5CP4Hv6NnclwQL0oorSIY/RTeqQNzOB9wRak9INNnF7MqkYmwqAofh6JdDbhvttCs9dMNhl74UNlD0xiKyLUp+PyScljYjkYllZAcVLHGBUtnGbdwChkIWBmsIT6it0fTgfTuCChjodhQ3cnO8t1dEqb4oxNXnitTdN5ba2JfYZiz/jDJoXF2HmNpM5IBh+9DAghM3tLHAKUQjjU+SW8+ylf9uL+cYtIJYALQDhwcrgwqPzyYBSo6X3lNHRaP4Tna0nRIk8adN1e5aKvgCjU49Ge9mwaeOC9s6bkTD81VPHy4U1hG7d/xeDohl6X3QsyvQEqjgv/tAadH6spM3ckmFx5gX7w/IKsIOACBjMae44zvfVG66KZiaKZQVsULcGQ7rpO4KAfMk51EgAxARYyHOaGisIMHMDRe0zD5QKxi0zhWFtlsOaLAoXTy3fRaJmK3ZQuk8R1Ctj4DwgzYlqZlK8n8MuXUQa0+R0gVRtRG90dU0Rzd68RE9VSUKfzBaZ6NDOr3mps434jXmTwtCZegkSgS99YJR9VCZRvHWJmPdtGOKXcKgvWIG/zOC7z1J7vKMY91FQjps5YMWv7uSZiWqlIR4fyPpqpejXTqq9jdiflukLjvzWPAhB6ihlAJwbFS3NgCgTchLLS4i+E4kcRC+i+/Q9Qh/0FqnRHop8VrMr/rd3daEy7WSXBlRy60typnsFIqeYIvJTbW7EXFg6HqSl2ULQhFz91SvzCPrUZZOGZYY+fBFr4hUQjxABvLVuYpTwpa7HSK65lk3Yh9YaZH9enFhDOICbl/HpBma9Av6gHEdwqpCIZWORQNgyEIWvUCdMqVltZrtr7TF2Iqp6hRE0J9GC/kPyKQmEKb0fw0geefj4QS1ERSdYsjPEBiS2BT1CDj2C85RZ0P5Ouq5kDWC5b8b6lwWbht1/MlAsqxyUMOgWfyd0Slc4dWcsp7W1svZ+f0h0WZQMshpg0juN2V/AdRj6Ms41hvqzgwvamtxcEJR08UGGWWEPNXJi83f307o0Cz5WbizZoiQ7PoOce2HMyoqPsgc9AQHoJUFnAwjN+MMy6gvh4okAzzSXgZKBR1VOB/WsjFxVw9FDFIDc0ft++OPa4CiNaC X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 1j53i0fi7iydi6nmZwS1EsQFEb22mjkMRMjNFbyKvoCd4k7yZuOqs/DnMpGWxw1US8NKFnDLi9ZvaOCi8AGIAH3Ca0vJL0/hHwbypjwSqnMgxu03Eddq0WULU5e5l4ye2+8QBfvYk5b7TgerOZ8tXDKjIJSeEoMB/k4PVZFKt1VBsiuUvNvxQZeWvZqrqfRQBwDpBPHqBmtQNRvEpJC3kCBtwaOQHB+NG1nA6yrj1nTq9mw1dbnUXAjjVyLbQv+T4rq+qP+4Ye2t0mlOhwHgT5LFii3OL69H5s4LFqisd5EoCC9FoGEpgnhcpSO1o85KADkvCYWT1BOOrjqMak+A8FGzdjdELdKASAKwv914wowvPbs9f9e9ZC2efPM82VHTt+UJHfr1P5pI2MkE2HJSKA8K30S3U3vO0ePeqYZWxHCbhNsEvccf13Y7AycahrP+CpKHpiXVdf+ouNgr6/Cvoutw9Gf3KxYBjUXOe6WYzprBPuMNmENaZy8NT/TFeVQ9FbJsYl6rbQN+Kl+vyIzbHN+s4WkZ98MuM3CvzE922aN3qUbR3fHnWuP5uVMoHd+mV56lTQpxLi5sf1qSq9gazXk8AgrNLa/Ccu0hpXdtvycIPUY84grqzdQ0cQ/8xj2athjNz7/+T/cApAqo1gOVwOInxkNDr/cIqRge/MuxiEASEioGjmPYRb0qo0N4OZjqbnsfEAO5t9gx75Wd+XRtdKNOCo8ley18gR9xvrjNiat1zIlC7lVD1CmRMeeaFmXOVaAfrblDo5gS47/N5P79BhBh5QeUOFnbC4NxTLC8HWJK+sYpGcL4Np3s5iAWusaigCX66KFgWDi06t6TeUA41VgfJCo7f7mc+i8fI44tOYmhrmKVMJx1pFOhmo15DWlJ8vSjXWdTA1cu47JBXouSyBTzgav3/phUkcAfn+eAtZNt06zsXRv09SOakDuNV1sVwEiBEHPBY+RcgPeO2Ns9vPjkHRmTsGnJNB6UyhHQGui02hLPAFwBaHjtHnczF71fmXm7Ms4Smt4bxunT9jHhuj5CvI4EFFSYKVS8EKeWyX/85IjgM03ncjvcgRlTCfR2a8IUDVrVQlP45XjF8h7MlYqA/ChUMgoekmotQQpoeTo2SkmcSKnsANrgA91kZb6QjttiETYZoZrHx7kDIFSGW2kAB6pM6hUOAKNdK9YRJB7CWUDoVHMZR4c21LVWpxOg2Fwtyspy2Rs1DHzAsWdfo0/c8mv8mpb6l+HIa3qSK/S9sV6OZ+CFRoNboGGwSGr/ofhUggZt0JosJgynywA3gQHFqAsU7del9Bga0JRb9o5D79cQ7oN4mTVBEYU5VEE1ZNa7TQvZn4QGRtUqWcQRXI8sXYPERNn1gNYW+CKchQrU9F22R8dksbOFET7HZIJCVh0hHL5AbQSL+yM1uJhY2gS6iZynT9HAO164uNNQT8EthpMQ3UBwfm7wuhInHJwAk1UoM3Ekv0JPATq7kJVXb98IJgFIrP90s9Y3d7fQ8/U4P4lGhMiCV9sE3Damg6JJOoHj6sWDGOw2VCC8pUbPrRRPYde/6hO2de/nh6b6IjlpCnGyInC2GtMEVZNjGqaly3a2Co+ft7DScFf86/SlepRXbRzHBG91hokKTNzVy6U= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 606707cc-1b8b-40ca-424e-08dd6867bc0d X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:30.5623 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: /9LyxDRPXz7ddQsbZxGAj6hHycRfkamel+7r8NYWR50ZURWCoRXvefOs3mFfaKBZPMrGjuNhZjtZwwjn5zLZgM1V9uS/GwRDTQCjoQGkRiAFGw7ZADoozD3egfPTsR3s X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:39 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18324 From: Biju Das commit 8e96597f3c25007d292eabba9cfc9612e7d90f0f upstream. Add OPP table for RZ/G3E SoC. Signed-off-by: Biju Das Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241203105005.103927-11-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- arch/arm64/boot/dts/renesas/r9a09g047.dtsi | 41 ++++++++++++++++++++++ 1 file changed, 41 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a09g047.dtsi b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi index 4176b9aa6892..39a7cfb3095b 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g047.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g047.dtsi @@ -20,6 +20,39 @@ audio_extal_clk: audio-clk { clock-frequency = <0>; }; + /* + * The default cluster table is based on the assumption that the PLLCA55 clock + * frequency is set to 1.7GHz. The PLLCA55 clock frequency can be set to + * 1.7/1.6/1.5/1.1 GHz based on the BOOTPLLCA_0/1 pins (and additionally can be + * clocked to 1.8GHz as well). The table below should be overridden in the board + * DTS based on the PLLCA55 clock frequency. + */ + cluster0_opp: opp-table-0 { + compatible = "operating-points-v2"; + + opp-1700000000 { + opp-hz = /bits/ 64 <1700000000>; + opp-microvolt = <900000>; + clock-latency-ns = <300000>; + }; + opp-850000000 { + opp-hz = /bits/ 64 <850000000>; + opp-microvolt = <800000>; + clock-latency-ns = <300000>; + }; + opp-425000000 { + opp-hz = /bits/ 64 <425000000>; + opp-microvolt = <800000>; + clock-latency-ns = <300000>; + }; + opp-212500000 { + opp-hz = /bits/ 64 <212500000>; + opp-microvolt = <800000>; + clock-latency-ns = <300000>; + opp-suspend; + }; + }; + cpus { #address-cells = <1>; #size-cells = <0>; @@ -30,6 +63,8 @@ cpu0: cpu@0 { device_type = "cpu"; next-level-cache = <&L3_CA55>; enable-method = "psci"; + clocks = <&cpg CPG_CORE R9A09G047_CA55_0_CORECLK0>; + operating-points-v2 = <&cluster0_opp>; }; cpu1: cpu@100 { @@ -38,6 +73,8 @@ cpu1: cpu@100 { device_type = "cpu"; next-level-cache = <&L3_CA55>; enable-method = "psci"; + clocks = <&cpg CPG_CORE R9A09G047_CA55_0_CORECLK1>; + operating-points-v2 = <&cluster0_opp>; }; cpu2: cpu@200 { @@ -46,6 +83,8 @@ cpu2: cpu@200 { device_type = "cpu"; next-level-cache = <&L3_CA55>; enable-method = "psci"; + clocks = <&cpg CPG_CORE R9A09G047_CA55_0_CORECLK2>; + operating-points-v2 = <&cluster0_opp>; }; cpu3: cpu@300 { @@ -54,6 +93,8 @@ cpu3: cpu@300 { device_type = "cpu"; next-level-cache = <&L3_CA55>; enable-method = "psci"; + clocks = <&cpg CPG_CORE R9A09G047_CA55_0_CORECLK3>; + operating-points-v2 = <&cluster0_opp>; }; L3_CA55: cache-controller-0 { From patchwork Fri Mar 21 11:00:18 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025266 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C58E4C35FFF for ; Fri, 21 Mar 2025 11:01:39 +0000 (UTC) Received: from OS0P286CU011.outbound.protection.outlook.com (OS0P286CU011.outbound.protection.outlook.com [52.101.228.42]) by mx.groups.io with SMTP id smtpd.web11.18715.1742554895230483034 for ; Fri, 21 Mar 2025 04:01:35 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=pyHYOkYx; spf=pass (domain: bp.renesas.com, ip: 52.101.228.42, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=NpvKFrHhODPhVd92JDL5xiArIHGiVxzN+aPBhtNG5jrjzvz41OUUPOdTTbQihiIHYuIK7i9Zw9k4DBAOgQNs4kLZTh9ZjXZnQxUlsnzdOXAwtd03HS4kJttXydgzsxq8syC9HlSlKKveGkLDpvxicINF09FJQ7vtesRDROgftSrIk8krnol2TF6O4wSfT70oO33VA+X0YdowuCFaTmZeMp2YwOW8bAZEEP9LqQr75DRkjGrnVKhOJ0YY0VhaAm+QppoQJV40efm/2QeR/aOlmMVY5d1c5fG3Y0fC4ePKdd0l+Ktpsr7A35+ER7sqE27SWUB8fghEwMdjhIFyCmsi9Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=140DAkzacGZNwLmBASchubsmPQ3k6Swv6UNCk5+h8tg=; b=fmLqi4sMF6npcAhlXAQJmK+IHDy2zDqN5QqO6MDh1646KNFW/lH66gb0hFTiyXvZKqELWzkNJOq6RyZORVbMiEeCWqoEAYYQbEnv+g86XzeXljXDZeTgcnD59maZXnaKe5nbPjCxyyiPZxLEOcgnV0Q7MSrqEfTjw3HDNYvEtE/syIBvzN3Vuergk9RFSe3FTzIPO8zdE6kzJ9RLNApB0mjIKOJaMXlbRyc1SbSdWlYxOibyaEbHb6bDR07XjnZVSiAQbzAHy2JpKmkMJULSTL46Cd4MzlRaCgnAFSqpxysp/ipBecbND2W2T7/o1N2fGi5iJvZ9JnXKsI28iFmPxw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=140DAkzacGZNwLmBASchubsmPQ3k6Swv6UNCk5+h8tg=; b=pyHYOkYx4DYpH1oqmAw6OQn2QDHSMRk5HvqpVVFuJ+W92s+N9oOBWSJcL98uKXPSvnllsoDi/Pk08XJZKJV2VT8a96fI3z5vUaaQy7cbS+JEL5xNFC3xVQdOOfZH2ohMvBsx0eEjCYmfjh+whuaWKROcER0uk97D+jEyAoeL5nY= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:33 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:33 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 18/21] arm64: dts: renesas: Add initial support for RZ/G3E SMARC SoM Date: Fri, 21 Mar 2025 12:00:18 +0100 Message-ID: <20250321110021.3612805-19-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: d36c61d9-9daa-4193-feee-08dd6867bdc9 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: T0tggrv6/PxuP1/NImquwTHfLlovZ1EMp0ZofnEAFIhX601bxmrZXlDyisLfIDNiEWKbVqgQqJDNbKKhJAlShUnKLVoSj8K7iym6oNtW8hyteov1sowp7tzdn50zaqfZikiUd4ZStxwL8PQ3oJuTPy08WmvHoODWC405+ZSku1CX94VkpCVHc3Me5XfhEi0J5r4xr1Emi1SVl0znEhFaUi6Ztm4mZzJChMPvU/kCQJWGGO2N/eenYn+d8V/IMNuRyD94W30sAiPI1R4reHEmSFsnsYqSFSrGEXty7ZaP9VMC2gab3IZZ5C5QO3ftmaK7sY6M4lppU7lHij+P13fxQlLbBZCVlqdZIAwdl9A78onUGMzufzct+td+wytrN6xh64HaLRH/oOCQQiLGDWp21AMJlvQFRrN/Ro/5obcnfPxugflzqudh1WkTRhtWzcW7+oauOjo1lnEaDK8I8hvDoFxPxcXIh1iqzn4n8NXS+D1uCdknYxEn5jGXIVWPtpH1x25Dye0H34+npskkoA8rZiUcIaopXj1WALhhunb8ei3M6YhCbv68GoJArXvajTThouRs8CdOlRW9Wl0HmdizKnXLJb+6NQirzmBCFRiv/I2PFQOBjbyy46w05fygUxFviPc9WNvPDctqjxV/q+g/Ih7vqaRL9eo0F8P90Pfv/4ZtbaFZfpaTOyrY5Ig0wnGypuWhcnxhx+BXynEPktMjrizwJ2rnfmvcdRSRFoMNk6Ln/SPZDfgFKGvoOS2VwA8OI/62s2tYGRZdQveE2oEI0otp4QizPOM6rrsunsDBTDmsc4xpK8W2aL4Ldxr8kI7H8/bAGJy7cj2D7XL+S0x+57SMar2PWEVojBP50JFOo/GecUZz9t25L1KoFxO+UUl9DxzQfq07Zd0WZJ78sHuXO4jG7/uSvVM3GMP9MIda2P0QZuCgeG+jUpy31IuJRJSUuqNBsGo7fQ9snRQkDVumsmtQ3AjdkdlAQTRYym07/B7WkGPwklRx0IBb1KhdUh9AAt39lGC+4vtlqgxc16bYcvge4K5ngmycnG5DloEzEuOfUNNGnAdzPZVq+45reektLqh4q723cTtWaYoT4AGf0n+XGpPAFMDYDmKsYU9tBbVQLNDGWHvf681PYF+L/8Uk2IwOOePlcr+MCAIVrTK/0gbX0YnBcOOLuzgaPOQ3mA44xmJ14WJaSI5ho2sFYnXX0KL8L+NKVu6B1wHoUjPh5k77LFujSPqiSlcjsx4wzs8I6E3pi4/4gE3NHHKsg43u3BT8vNSthEIuWjuzs82de6Eb0+fJZT3m2VU8gY0SsDmHFZdypStwmyMs8YEx0eG7NNUcUro9RMQUoFi0wX7JpfXyaCZmG5u8Rkmqs1D/4H8bnNjAG0Xgndrd+6LTETMFE61XayZQiPQzC0vUdvs/FrLpHTz9w/I9R8ULOED0fiH26bOoHqxKD4OPY/ywObEW X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: +FHAm88qwEens9Pb9e/7dCtX9tnhhGMUjTEMNhQGocEElrpCWKcomA4cGfKMydgrnL3IYilc3rLbfmmlmMzNRVQKmZPLL7WefH/ZUd3JsF2LqsGubnU6JW8ZCvTx1DZJaQC9pFJhrY/zYE0U/99slGKAPQkwVDDHRX2LpkCIWRloE/y0YIXKpuaNd8qKOOucM13CRFMHWB4k2h7pMHLih1Idt8n2YuAKWOfGZ9APu6EdoPG+QY7wBF0lMgmD9+lN/O6cKqhDWr6PjQzS1aFeQdJmbcxR6CNJqQimzyCiJMFhfd+wIXW3wt42z6hCCsjRKJsebHFAgyz/6Ci4D3T1bTW3MDIffAeUGxEM+w3ZgTNan40HFKfsEeC/6HzrwPtCfz4DjGEkvueQEMQbDc7MWv+gAUmyOmKq73JMupAPl21uADwwu2QstDImDGp34vZ05xA/bKulWsSCfIpPLMCY4cC6PGbB2rUtNhqv8Ub9dUDFNZUuy7I+7xxiYh5fMiYT414/RIexnwcbEnO7jWm6+ZbVTT0weAb+Foy77Nd5+ctAEDeqAmZXnCpGpJeNyr4tI9g6eMR/jZTc90IXMd2XIgdX2NJcg1jkdVFyxXH3q8ca32i44GmkS71nvbfR0geObEExiHPFYQ+J5DKJDNLoHmv72I+CCFH7ayKfGIvllzxWce6ZaKQVFOdRpB8WyaBBrZ3ZU0kdjf+QAZeSsT0XziVD2GJsrpYw3E5r0aVW2xVOXa2lLwOZJXmxsFIrFk407oWq2SgkXqSZDXhEp3QkLC8+xdr2RiS6YTfpI+HwBBXJM9wD1eh2HFntv1WyewPyM2WOT19GBMC62yLWi+zieidQ7SpMatpBqK7LYvxoFPdjewlCVLxq+dYH6LoHdlYPMbXVFvCo0M+J1mUnCxiljPcnQYwVyjSj+H1dEY5QcDF4AA7Uc/HmxNn/ok7NT9yi3hiZJC5fwleJg5xUlWHAv6++ZM7G8zGsIz8WAoOn+FJn2EZvJADFgcmznWzuwAOmuCYVxCHMjjBsEwIhbnym0m/pnWT9Olss4JOKpzGA76shQgZn9Dw3R5AjHgpMi4hLs/V5LOGGcdzvFvrPuJ1nlO9jmfHOUq0kZbck+3Q7wXMAyQosMpEPfpp1n7/JJTBcjxFE7OtWmhqzAecYKaxE3ctn+RBmAyetG+gvDKsKp5hiSiUv6v5jVuqmMYdKeIpcWGldC6QuADgZANZtOueWjNY96Q9ZLw8Vs2bXC3DptWfrHXUwRCidR41X7vjjARX85SOUARhq3eQeHogK13F2dJvqjmsQArAVgeMVM9+5IQBahMdea6S/+QlFOkXX+tKFAz01jEm1zQJESjtx284rYl5sIQTnv0el8TCL6ouAApNZ9wQ7GzfiVuqiB+tWI7yiAMs+paL+ig1dqFltokjGxzhIfLMBIMN5zC2RHCmXJnBJ9RbC1RQIjoe8NqPuA2MNale0FgsawSyvoRBhfVouo2axXMW7vDZXntWoPxFoQqCcYux7mYafVI7du9veybRqnUolJRCb/fhs/621/WC6xLbY6A2TiDplTLEg1RVIxoPaMouOvN0gNSoQDva+GOkJgCjjdp6FmNqhfZchYtKE56WyS14eeIiIfxU7Gcpe9XI= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: d36c61d9-9daa-4193-feee-08dd6867bdc9 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:33.2483 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: N4myUyUohZGVLB25W/FSQOJzg9qaTFVGA4qjokcLS4eDalMFJeB7B4zHFW3KfN+h3mIRvtGC0ROk/1QdVClBCcJIHPyu7n1cFkxfkh8cARN+RoglaUfqV5i93dEQxiMe X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:39 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18325 From: Biju Das commit e0379695728b0d79c20bc1a904bb4168d4f117c0 upstream. Add initial support for the RZ/G3E SMARC SoM with 4GB memory, audio_extal, qextal and rtxin clks. Signed-off-by: Biju Das Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241203105005.103927-12-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- .../boot/dts/renesas/rzg3e-smarc-som.dtsi | 28 +++++++++++++++++++ 1 file changed, 28 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi diff --git a/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi b/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi new file mode 100644 index 000000000000..6b583ae2ac52 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi @@ -0,0 +1,28 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the R9A09G047E57 SMARC SoM board. + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ + +/ { + compatible = "renesas,rzg3e-smarcm", "renesas,r9a09g047e57", "renesas,r9a09g047"; + + memory@48000000 { + device_type = "memory"; + /* First 128MB is reserved for secure area. */ + reg = <0x0 0x48000000 0x0 0xf8000000>; + }; +}; + +&audio_extal_clk { + clock-frequency = <48000000>; +}; + +&qextal_clk { + clock-frequency = <24000000>; +}; + +&rtxin_clk { + clock-frequency = <32768>; +}; From patchwork Fri Mar 21 11:00:19 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025267 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id CA018C36007 for ; Fri, 21 Mar 2025 11:01:39 +0000 (UTC) Received: from OS0P286CU010.outbound.protection.outlook.com (OS0P286CU010.outbound.protection.outlook.com [40.107.74.50]) by mx.groups.io with SMTP id smtpd.web11.18718.1742554898185898909 for ; Fri, 21 Mar 2025 04:01:38 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=oaFyhH1k; spf=pass (domain: bp.renesas.com, ip: 40.107.74.50, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=le+1bTQ0pS3aYPpmfH3Fyn/gMgfHBIZrdz53dtsuT52K+Vk8/KgNQNbGsr/LGyubruXtkMsIf7ld/t2xrvQaqeaBbxDby/fFZsHVLtQ+lvO0Z9UP0BiWETLYw41yKjXbf+Q5eV7nugxVU5gArpL6bRZl5aMDknqwXVLaPIBYK3J3hmhbB7YCI2IoMQjHXhiUolKnXZu46efkh1ovw+3wzFM1vW1bqkriOTISU6/B5hbMXqCclhAbGB+kdvejW7hK4jTr02EzRsmXCbEhy37Xs5CuMKGzf85iCuaIdVtfWt+7mhzQ3lpMH/+EeYWxRZNKYg/I/9MsJKeEt8DRdbXzzA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=fE42K5IBfRJyOj0QyLBMCQI/ZVNF2ZmgoGSAMUjb2D0=; b=aqrrKoOtwJ8POkUAcOZOmS+wG4M7UbefrxgbwOt5kkaOsGSKnCIRF2tShFFFm7j0FtkWYpfNwR+PlJ3yColHGrHHpUwuZ+ziH1Dq8vWnV53u3dBwH3bvphSu8MpPGpaAjDs/Z6zcR5eTD04Amv+9KJ+5ocqHRz9pk5AfoJMJhZqyRbcbn6Ex7nG1/amWBn/w5C8ZgH+gM0H1hOVmbxcRSy0VXw99czCVw0WUpgVZGrA6GUIsCCB/9SEQRrsCuMqptW9VH9hHa+2kpQzoVvIxmiN8Ahvgzl0iIdn9itOaH6q5Kwm/TCGfkMZkJ3jjWCukwzOMvEsDzu6LWR23Y/yjAw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=fE42K5IBfRJyOj0QyLBMCQI/ZVNF2ZmgoGSAMUjb2D0=; b=oaFyhH1kckdKm3vldWZrmpL2a/Wt37dYgq/t6VcJbK7lNhKypZ3GRXUK+wTSIAlBLpcL4Tu4eQRLETzTveK3/oOJGrTqrUgDtycvCCduyUtPUD9z8YdQstClnaOyRBkeWSOfiQpg9EcqM2LfIwPAAHw53tAcavnzL4Ey3yw0MxU= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:36 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:36 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 19/21] arm64: dts: renesas: Add initial device tree for RZ/G3E SMARC EVK board Date: Fri, 21 Mar 2025 12:00:19 +0100 Message-ID: <20250321110021.3612805-20-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: 1c54b408-47cc-4027-69ad-08dd6867bf63 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: suhEUXVD3pLLAUSoVQnYHBOTUiWz7yum1muci9rQ9eONuRBawW23GKJRa2P/IgKdJuACWWSSHYMew6DNSSwxJLo6TRy6U5cAop+iAsqI8kDI+gJMV63j/R/KB6r1wP1aqbumMgG8M1zDS1aXkqAOj/kH0ON81VuWkdOXZ7LQLzu1EOvv23JYTTTKBH6zjy8ubiVkSeKEBfJRYOw1hA+RXwls1kfUxkv7qkrrt/TmAOFyf4d1qpshRLTPmQ/gBglaZvFNkvySFdBHxzml8UPq3EoQN5UvK1UV0PLmaeLcgM1MtmkqLeOaXpXymhBdMdgiKnRabcu3fSpg/CnV3TL8269TUMPByJkTJ2m40U2v1enXlLbydgmheppWE5bEv3C8COnVU8aTJtHdzSdX11uMC+aSI/0uYTlYSh18HHWRBklmwsPOv1rJQUwKLTKtk/luww3bwLwohuy0ywNzFo5BFuMiXUY7rK3Upa66O+dnmUtbpU7GX69v1gG9poN0jd9PRp3Qkyg27ZxOCORkmTd/tXLtmZmO8EwDmmQ8ssI0QJiUOy4sFsetCVqZOVjgpDOlBZYKBbbT1UX6qGnUD7l2UzQJMFR79MhtQ0cBCCmbat8zf8ToYEys3zGoS037yQj/MkuwGilBW7K+u22YSeKFl3s3yKBP4QDbt7TlSOe26FevKwZ+YvCqZq57JIp0KpsK1Fzgr6MxKi9Y/tnikKGBbfzbCGo9nVIbcgn4pjWRCjWMsrl4xBi8q4BKe3gN71dyucnE3mSj1ARtWpWGuua9E5Um/u+qwC6HqZnrxaiIQ4ZXVK9tnBu6H6Tke67Ck9zhkvNAlC79//lXPYepSaZrAO3uiDGVD4LEF19C3ADAPKjKvqygwCYbMybElTHq+d6iCjtkrjIiB9HdbFCBE2abB/MmLBV/8CpAuZ06fh28zbHaaflSbmRaX2HR8Qi6GnhturmbrhPAEiyUoo0Y6WIYfcNy4B5SD94w51cvKCcJ27uVMnaSuwP/OlTZKZfqreALP0UXTvscDH9xo+4W0x6GXC+c2O1UBF1SjZjj0mGScjf6axv6Qea7hRSwfsx3rP3yXsw6b/XE4M8KGWF7Ot04UzExJPfU6TVy9+cQQyyWnkjwaE4q71wMXFR6PPwP0nPlSynpG9JZxn+hQyh6eiss2rc6rdjDOGJO2MlWxdn9aIOEvMkB0L5kX6yMlQTux+uXpT0R+kDI5NTMVTGnimavm5vmGZp3UVa99h0h3ctWFvVux1nK5PZLYZuG4aCxTf9K9Nf6UDKVHiHPKtpTGD1UlQ57yo44rRJUIH2SmthdsyvvIXDcV0v68L5xoN7v+SPYs3P1R0ge3lO8YzGUT2/EIFGGKXckX6gTf53HRCOOQYhgncC9zZUg1eaNh9Do8u4g7djg6oX9IRrJDHlF/T/LRGX4Jo/5UdtfX/f3wTCIoMYGH6KLU1GPxwWXmU7B5DVe X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: EMVoWNmK6/foiU8R1IFxvZe6Kk97YKx7Lb3nP6llQYvQ40c+R0If0sGDKrjeVPbLgCr86l9CQlu18EUNjfH1DD74mdko8YzTAmG960wWMo80f/vC06e+U8D/lha4rWXMeiQuI/mNYtrEIS/ijhYPGV853IOSsY1g7sLoGJ03JdaC4zckmWBui9d8MDGSkUz3RagG5rXIOJ/rNEdGojNzlApYcZno80KWowec2jitfFq9veITF8dQqf0m3hyyBbjLXY+EDTJ2K2SHccT5UYOWrcVkDFKA4uTWSLjndkpmcCKnmOYfwtfV6Z6Tl9m6RsLQJQisq4S+l3q8TCJEx1YtgHu6te7JT5467aKehckRZjSmdOd1s5swQ2c4ipsiWvyO/L8AiQ0mdRsAyDoyRdYgfcgavPweT2Aj1g2zSdwOckPtYEzB2bASb266i0T6CCwuGSPJl+Dzfa0cHzU+USo7wgeIbSatP5PPhlQa0GPUEgZe7cdKqE53KMe2E4RGa3E9wFmt7QMONfPfUaAbOHtQ43iMCtScqSn7Ot6YpWe2Ol8PAtDKXiAFbE13dtdGi/R8Dqe+IGlQL2w86DX4h95L+LLOyb8K7eZ41B0FH9pyHr/aLf8XrfrWIIxY4GwEsFMg8oa6Hz/NC3lVtU3HoYnbMGQGHvDV9N9w18G/FRJMJgfkBKueyixKvofusCvrTQu/CFHO1J4ZkqtSVl+vOkaEDfXZlaKaysFD/dWP3pGfmj3EjVt7IxN5JGVvmCIZ03VjLDy0bpqVhUAKnZCJboGkjMYOCQg480n4dQHn+qCRUvrYqFsARLDFwiXlwNijOpmSd0Q5H7/lo2z6t/p3uYFjZ3AFpB9XU+Ayile50PR+mkVGq9E9gD46xa6+oeLuLx5k28jfKi5dQWxmldAZUitbc86emOnpSlbtu6PBJh/Ur6uC6Gw8JkoZYvbxezgPzYypaPnCllw5Fg9+/F2M3YSF/qRxUJw0NHwf5QDITGIVD9cDdB8ubirOLlOiAQDBpJozAMkYI6JGX8Cv9oY0M2PXYBBqhYa3413R3xoDm6V9el8BWvWcml2dtBWoDusO6/yp4ILu2w7u6CYzzQYSTcRY2vDdGabYVw3EZIKd9iowxNVql0CHIKpOnLuJxHYzi6l1uBjrI1JJCkJHne+pbZh/sjWeuYhXYJwPJicQg6N7WdtqGbLOeSWZqRhh98Z6hULcKazeZkEtcimw2cHrCV+gEV4Ny9InWdP0xFZCZ4dmGCKeYKCCnyQQN//KO229cs9VCJUVSqSmqHeh0079v7zReAnPWbypc+QseNdm7BFIm0bb0+f3dutIZl6xA5YjtL1QF5yCYJ7dFupkiXsZoryyijk2zqNQ3AvZsM85F6uDymYMJcExSY0l4goUEd6oMTvJjkIaFMDPh+iByxS5herxkJJH65VJlrXdKgh+52dHyBcoXop9X48/I2J2RR5AsGeS/GTv8EP1CdYoEKqLF9ouYflNHmcUwDyKGXHcUkdiubzvSimbTBTYiTGAeZsGtKqdnonqG4t2Lqlgoq8x5RZMQ7a+3fygi4xmQDrOtQkK6K+2JjXQE7Ni3FxdI/UZ7sYspGLBh4W0cjZJNqJNoWhhjcQ+8kavo0zJ19yxjvSWvCE= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1c54b408-47cc-4027-69ad-08dd6867bf63 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:36.1739 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: SLOLzVtYQrxTUmW9BvBlqiu9NmdUU7UWORTU1nX4mi/gYQmBqqQNf4puMkn2gKxD6Pf31G/Ypljg5GxS9UvuPMbrOHJCY5dr9AC5MtI+i6yB2ddbG2UUZRYyv4ZZIWrU X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:39 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18326 From: Biju Das commit c4d87fe3cd4eab905f235ecfdd09313be9bc0e99 upstream. Add the initial device tree for the Renesas RZ/G3E SMARC EVK board. Signed-off-by: Biju Das Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241203105005.103927-13-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- arch/arm64/boot/dts/renesas/Makefile | 2 ++ .../boot/dts/renesas/r9a09g047e57-smarc.dts | 18 ++++++++++++++ .../boot/dts/renesas/renesas-smarc2.dtsi | 24 +++++++++++++++++++ 3 files changed, 44 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts create mode 100644 arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/renesas/Makefile index 7b0f06600f20..48f1924ed388 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -89,5 +89,7 @@ dtb-$(CONFIG_ARCH_R9A08G045) += r9a08g045s33-smarc.dtb dtb-$(CONFIG_ARCH_R9A09G011) += r9a09g011-v2mevk2.dtb +dtb-$(CONFIG_ARCH_R9A09G047) += r9a09g047e57-smarc.dtb + dtb-$(CONFIG_ARCH_RCAR_GEN3) += draak-ebisu-panel-aa104xd12.dtbo dtb-$(CONFIG_ARCH_RCAR_GEN3) += salvator-panel-aa104xd12.dtbo diff --git a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts b/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts new file mode 100644 index 000000000000..d4d61bd03969 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E SMARC EVK board + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ + +/dts-v1/; + +#include "r9a09g047e57.dtsi" +#include "rzg3e-smarc-som.dtsi" +#include "renesas-smarc2.dtsi" + +/ { + model = "Renesas SMARC EVK version 2 based on r9a09g047e57"; + compatible = "renesas,smarc2-evk", "renesas,rzg3e-smarcm", + "renesas,r9a09g047e57", "renesas,r9a09g047"; +}; diff --git a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi b/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi new file mode 100644 index 000000000000..e378d55e6e9b --- /dev/null +++ b/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi @@ -0,0 +1,24 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ SMARC Carrier-II Board. + * + * Copyright (C) 2024 Renesas Electronics Corp. + */ + +/ { + model = "Renesas RZ SMARC Carrier-II Board"; + compatible = "renesas,smarc2-evk"; + + chosen { + bootargs = "ignore_loglevel"; + stdout-path = "serial3:115200n8"; + }; + + aliases { + serial3 = &scif0; + }; +}; + +&scif0 { + status = "okay"; +}; From patchwork Fri Mar 21 11:00:20 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025269 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C7CA6C36000 for ; Fri, 21 Mar 2025 11:01:49 +0000 (UTC) Received: from TY3P286CU002.outbound.protection.outlook.com (TY3P286CU002.outbound.protection.outlook.com [52.101.229.25]) by mx.groups.io with SMTP id smtpd.web10.18706.1742554901050587368 for ; Fri, 21 Mar 2025 04:01:41 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=waa/FpJM; spf=pass (domain: bp.renesas.com, ip: 52.101.229.25, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Z4S1GYmeco4g7dsEK5WYFViFQsyPRjMnRte6dwPJOkz8BKprPeijtxesKkrbz5gM5FTvG0TbZMOQ0ME+GdamgVyetRC6TuOt3zs0bMgxI85AYNDSMQNmGCP0PMHVeaOVefn44qUnUyuY4kTHB5YzIqpHtBw513xF6+mIno3I+ceGpdxgSBxDFfucrYMO6BTH7silHBqEOC6sU/GutLmkNKS8bUet7tcfFdXW62edlyf6Br8/8sFznm5WS0sDtsvOOTuGl5ucHuVzvoq0gyF9+tXUEua9LgEqRclcJ9uio5qniCHl+jknCRho42Oa3pMyrnj8K1FC+bj68UFtXUgXLA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Ig0cQrtVfW0fN5KKTCj2zBiN6iZmUAsW4Q/Kcc1JIw4=; b=ymPesUJL0jItabFjVj3P0nJW6wSE8RXkPA6bjvittQsXGilZrXqHkRbw51IFHBhRgsqBy88ICuJQhxI80FeBsa9T9Gp/E1R22sweAHAkSIhadQonC0pDfR74bBdKM8RXPHqlJ3csX4sv42DIg5HN7B5mepMfq/A2UbTIBpSzTL6p5rQGFRYD014eQTGk9BEpVgSaaYi4YER6eK5B0Kdk+a18oRw51meR4lY8gfEyXIzWawjrTMKG/xA/JJPuA7Su6tDVxXVyiM4CLAkPw56Pb58RmlgQ/3kyWciOhHUJutI4UPFuYPSpA63ssSHvVKx0/T3HdWGG8GDonTV61MRuKw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Ig0cQrtVfW0fN5KKTCj2zBiN6iZmUAsW4Q/Kcc1JIw4=; b=waa/FpJMHE9j89Xz8HK1gsT6tmVFA0drjr0qjhkUPR7pJs9wlRDrqC6FBLx58YxLGd1T0RUPIXlGAqxH9o/FgomESU5GTEk0yaymRfpsiysLtBBYluHWU+nvF0LKkSYhLLa4xJy6Bv+IRCmPA1Q9hR1gthZAphOnnNucpWPdUGk= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:39 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:39 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 20/21] soc: renesas: Add RZ/G3E (R9A09G047) config option Date: Fri, 21 Mar 2025 12:00:20 +0100 Message-ID: <20250321110021.3612805-21-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: ca55d31f-7295-453e-c124-08dd6867c123 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: VZ72u3fcFBZDVVeMYmqTEc145R6A7efAVTjZpBSseS837A3B1dJzDAm16Qd4Be2ZnLKo+Fbv59dcnkVY8dLVi62ctB1ZBXWZv5lplvYb3R/2/62/s5eEV1rQ+qwuDOcHt1289IwRx0r7gEhhdiE2fyJw2inQFo1VuE3TyQVIpGAJBa9LCsAdjf3TlE4hM+yM/oil4QF9R6hIjdDXVKW0JRvnQIeb9orrg8B84xep0mJFm80VZjzik4BeDjA/VlFUj9Pjt4805JbNUNf9C/fcQEp82/lxM29hAUrW5Rj+7oC5dQ1/h5XR/R+WB/FZ5P+ER2YgvKtJPd3jMCUmSDdx4d4zikZptOObZeZPE1EKGKUU4BVXt0wpynxSTN+jRe02XU+PfYjzH+8mhdHTl/fqOWCd5YT0gvZnkaWOmDvuLdo5CHJIjY/fZRcFryEbgfSJ+ElD+QRLnUuNEJTeGeK2GPrPs5NJJ1heMyhOoEGnkA0hNRwrsyG8F/567YvvU3+Ml8QoKfRsjgehJjghM0Px56EYJhN0gbaY+qtxlVxaU5656VvhOUBR5miq8d3mfhj0Vd976HUuuFDb4AzR0mnLxQ3IkJZTFYzovTaRu+vNR6zt9RvBDChbN/LVTEIRqLLslYiAiw8+gLc+Fi7mEUCEObDyH7BPAuyoT+yKO9BFI8Vpn831mTDeSgz9P17P3XbrR/jfuZ4IbrHu7Ell6nwAO/EzVAAk9250cf0QeZjw82QDITPgcH7LI7jvcyt2+TU7V2lmEcUU8OnjVYmz6X7gcVXSq2G+HPighYjaGvrb0wIZwfweQU84JSxjWW63mGqVOzEwhklpg0T/AaXwblyYjvRb795ydGSOpIfXzIkfv0TqNty5hUg60C71rNfdqVYQ8k8dy0huV2YRLhvIS808/1i7IS9tUjDlpdAK7ARMoJS6wxQLOIumuqyS5mh1W2+Ytq2Lk3J5BPgj/KdUEZmi8wwh0hjxjt+NifcssAwpLj0X3iUd3QvAcS1MQg/Nk1vqQYQWhE4cvrNStXVTLc6nogXVn+ApU6UmMubYTtL0CfK0P3H5jP8KfdDw5Mq8M8lb+ewyT9ZMRRdk0RQ956A1M52Z2qTdUzYSQU/mFPSBFjvBeZya04jWNwt+lvrMi3nS0YgveyfyB5aESpI5AAQy1HP9JQObRG0Z2rAB2aqVNZDwsgQ9MVNw265WqcRgvXoJlwoE0a6xgwJYsxAUrqlO432ht0iX5ZCpVvc95z3m+L0BVjzIFCPVUR8mT/nN8K27K+7E4KbGomAtLwqHlWOCcu+vpSv/qaYgYJbTtvKdkAxMlUWJntpRvkDbwWQwo8LYnCadt2PaC6FcZsx8b6eZ9Gu7q45CDZ5W85InOgo3NyCw/yvmSpVAcMRoHP+yxskeSJRloijn14/fYoEJV8QteD5G+Bm5xadnhfdIu7uxMfhmcXmbL/VYCwrSa00Yy968 X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: UU0MA+Q/MlLEcns+Fa1XZFIe/RIGns/Ts815pqRUvfFPtmLoEVYvHbYSXsBgxBDaGqI1/Wii6shlPwBCOWELBFqIrv5B6m72IuRIVp9U7CgOqq03lXCh3OwMUZqR7IltO58hgJefoXcPzZFOnBcdx6vAUJBVWrdYWDedD2QquzDvm6lxa0k/9yQIWFVIjV1fEHqIYcDaRmpi3ONFrraXQOTpt90U3SSFxpDMPJoNEwZCo38E9BjT5FBOOeUogSFoMl7/NcsHV6ubVrN3vr2VXJ9eCNYtOvlosfty/zhgE8ZdJ+A97iSyTTYx596tGiIm1gYY4gltDqbxOrAOtRT3nX6LGlP9fo5u8ZODSJAX5sv/Xws2X+1iq/AM7I1bhkC21Jl39DOHkFmXZR38TS48YsOsSF0UNqjG/fh060pLgoq3T5khrTy4j5UIu3JOHBt1Y//6SplplYigNDkG8wMJV2Us6HSfFaFEqqO89eMr6J0kt2ecB5BwVFVCWmgpULY+yLs9gAFJj7tdJ3DMZbzFpLTNvB6ovmxVvyS/bawePgYVNZR2K+SdXY3V0ffFHQ2owDMU6xf8RXl5/meIQ2j1UzL9KPslnpNZt7+RtVMW99lCjh/QrBNl82Tucu8G1P7PRmWVqzIGQ/yv4F/pZ7Ru6tpI1cco4/D39+FFaytOMvuXMKUcobOmVaaZRotAgnTI1hRbCovv9YLNvD6xmE65RdfqFVY/4yWDSmUABBSFoQI1KhU3+rAsZ4U8uVrP3UdN2fQ1oxiB5F17bvfyuqcYQgh4G+G4ReuC4Z42xODPW1vQ5geknqrbo4jpxPdZa7iUVZiq2o9GUfyCwNOCVhu0SeTE5LiZKtSc6JLt5Hk4ozsdBPoYfqnwI9mmVB7Jcez24CPZmDCsqdumMKK7mrVTOrFZxEHzPVGmGyKQ4d3t+P4jZDqNvDVxlSYYFSEsfMIrKF3tJozg9tCv3VyW3p+1X0qiN6vSyZs8Ov95UkRoX2/zWsh8Nvzf1s3eBfg1ojp+WrVeCvXGcUxtbCclhvdX4N2ZgT32qv2+YZgwMdQtvRuzYC2NSwu7OLBv7xwAh9gTszo3eNu0I34c4gmWqroAZ/jEekWmkOqSeR19YSCAAORgrZKSMQeZwRk6OOC+ADd7jpNCA5BREYgKBTjYQUWTOPvsXp3RVX7rgBzAJaMiSfk6hOKDyMY9WsKjLdxWhYJtgYx++zxmfA5I2IFtqP8X/McwbOPcXmJXXrJrCXwkMkKYWpz5dnjWHaIBhIm/RCPle6VmtWw1W8dznqAfdI6z8iXU/TGgHdqp+oJNs6D2n9l3T+s4gl8vTzYZ1Su9kXXEYxDls7JfN0fmpeiyd4TNqnsHC8FBKGI69L9fFxfhf81WPeDZe7RR7KXMMm6ExukSR/qX95FoiY+0KuTIswPCbiS6wtVY6hPkpbDjHfNz8vkUUP0TvE872ceap0bRUiDCgQE2ezRcQ570MrypiCIxy4C0irhNzbvncx0ijjmjNK3WOWpZriSjDNcgSny1X80dG1AT0JQZ6D1KSDM2XgxKTUBVyKp8rRPDciC1a3EqZ5TaJIGhOsurLfUDzgpaJBAo6HHJVnmrkVdtUHh98a4qb7rYSolq+NZRcJsxM2jkJd4= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: ca55d31f-7295-453e-c124-08dd6867c123 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:39.1442 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: OioUrrKGFxJwI3fTGz3mTZtHfzyGB/5k2Mnfedzlhl3cpuh7MC88v+opm329KrSN/HDbx/imqOWpn05473Qp4owt3LoyqXbq2p8ZpEqsPbpNjVTs/SO0MWs32/MtaaSY X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:49 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18327 From: Biju Das commit 12e0bd600e3c2f33f9db0e3b91f6b8d8d95b7dbe upstream. Add a configuration option for the RZ/G3E SoC. Signed-off-by: Biju Das Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241203105005.103927-6-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- drivers/soc/renesas/Kconfig | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/soc/renesas/Kconfig b/drivers/soc/renesas/Kconfig index 171be915cdac..e0eb3fbc3ca6 100644 --- a/drivers/soc/renesas/Kconfig +++ b/drivers/soc/renesas/Kconfig @@ -338,6 +338,11 @@ config ARCH_R9A09G011 help This enables support for the Renesas RZ/V2M SoC. +config ARCH_R9A09G047 + bool "ARM64 Platform support for RZ/G3E" + help + This enables support for the Renesas RZ/G3E SoC variants. + endif # ARM64 if RISCV From patchwork Fri Mar 21 11:00:21 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tommaso Merciai X-Patchwork-Id: 14025270 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C7C6EC35FFF for ; Fri, 21 Mar 2025 11:01:49 +0000 (UTC) Received: from OS0P286CU011.outbound.protection.outlook.com (OS0P286CU011.outbound.protection.outlook.com [52.101.228.3]) by mx.groups.io with SMTP id smtpd.web11.18721.1742554904074568291 for ; Fri, 21 Mar 2025 04:01:44 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="dkim: body hash did not verify" header.i=@bp.renesas.com header.s=selector1 header.b=c7UaF3NY; spf=pass (domain: bp.renesas.com, ip: 52.101.228.3, mailfrom: tommaso.merciai.xr@bp.renesas.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=cI/Ot7njEoMEiIgXp6aSZhGMK4S36JfU1DRdRUVZrtTON+cK01tmjB9CxkzRSd+UBvVqPx9MPZghudoHekPBcFK6KkfQMyMz97xSZSb2RxbpYjBizfaBeiLpuVG8qu9VeqP2YjM8CE716UIR4Qs2iB6hvnC97LWss1Gqz8gtVmMfgAaOvPYgp7rmsnkiTdc6ROXJA7kwHI1pUx7W558acKydo3urk5pjVmMAuLmEI8vJxZ29mVLjSStshm95jF+l9R9As8lv8NdqRLPccRIX2NGNCBIeX57iwLdCp2OoDT56FbZHncEnTUo9dH82pb9eguzk4nvHpBeBbkKSKvGwVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=XFR7NnC+6KYxde1mexzdjE+uSrieNV/aV0ve8fYu9EU=; b=Wyn5qabKdlAH2HjcQKQTdS7Fe4y7mACrgCuwNbrg/Tp/85aa0HE4WzYf0YuXhJvbajVSaka3SNpbR6eXCm6waVeR5fL3O9UqjsEfVqC4SCuTZz4SDWrK24j9BlwhTL21dRqxfd8s2KxS9yKang84ZWSKTmFUrTT8tJeE5QpU6SHo77tTpe9xpxALBJTClQG0oTJjp06/ZCpMM7QmvcyiOR4P8Ic7jaqNImmXzxwkQzerJyCvcn4gPu25zLRA5MPc+yt3ehu8R2Uda833dzkG0HiYwkQJVnLb2GZvjNnxnOTtDmPEHMszWxiA1/4Gb/BSfXi+wIAGgGK/gu6dE3vS5Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=bp.renesas.com; dmarc=pass action=none header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=XFR7NnC+6KYxde1mexzdjE+uSrieNV/aV0ve8fYu9EU=; b=c7UaF3NYZ1gj0QFy5PGDxQaO2bhq/vevw+8PoxaGgfpxWpKOUhiAxa050vbGiw4H7mFisJutKiUQ8npkq96m7TWxm7fIk+I5G/sR7rjn8XtGwmA+O3RTLKhcFbsLdqDEwW0MG/Pv/eSUJDYqvjIxBdYJwuKtAc3cUeQn1XtiQ/c= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=bp.renesas.com; Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) by OS3PR01MB8652.jpnprd01.prod.outlook.com (2603:1096:604:19a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.33; Fri, 21 Mar 2025 11:01:42 +0000 Received: from OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3]) by OS9PR01MB13950.jpnprd01.prod.outlook.com ([fe80::244d:8815:7064:a9f3%5]) with mapi id 15.20.8534.034; Fri, 21 Mar 2025 11:01:42 +0000 From: Tommaso Merciai To: cip-dev@lists.cip-project.org, Nobuhiro Iwamatsu , Pavel Machek CC: Biju Das , Lad Prabhakar , tomm.merciai@gmail.com Subject: [PATCH 6.1.y-cip 21/21] arm64: defconfig: Enable R9A09G047 SoC Date: Fri, 21 Mar 2025 12:00:21 +0100 Message-ID: <20250321110021.3612805-22-tommaso.merciai.xr@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> References: <20250321110021.3612805-1-tommaso.merciai.xr@bp.renesas.com> X-ClientProxiedBy: FR4P281CA0077.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:cd::17) To OS9PR01MB13950.jpnprd01.prod.outlook.com (2603:1096:604:35e::5) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OS9PR01MB13950:EE_|OS3PR01MB8652:EE_ X-MS-Office365-Filtering-Correlation-Id: b70e3727-1a6f-426c-e83e-08dd6867c2e6 X-LD-Processed: 53d82571-da19-47e4-9cb4-625a166a4a2a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|38350700014; X-Microsoft-Antispam-Message-Info: 6shlXWYY+GBtDeYXpM4+wBmux7vP/DHAiH0ECpFaR7Gxw+tvEphGeEz3Hps5l1a1Vq82gQRfym/40Qg3xJECncnIUAmfjM4zAohAooNrDxs6eD2u84RN1+2Qd0O0uLKivVWIaUtUlQakUy4zysr40hQfMmijVpi782s/nNhGRQOLoEclMrl2b5yW5lv7M0bi5SSwyvqNj708ZxTqfXdQTsPabEjGSVhSao39IRm9F74olxUdZDGac0MZWbgLt/bXtrwkMytOCEJq4MEvIyPdROAk2c32j21AZWLRE02iWQRP6CK/fqJtRb8tC/EMR2t5/CQKGfLRSe5oLS75c5dSpTfiyobBKhwmXx632cAZz6ADI4glD/2Kq5yIcOX2hbxC4Oj59m9PRMRbymT1FEN9/UWI8VRrHlcmarqqmt37/BdCxAj26ZEKfDqDFQlnMOYppdd8tv5znfCnyHR+5QeOhprRObKY3qsB61Vihn+CxvbGB/xbROPvorceWReqlOCOSulUmC4zou7QKahQfjTERtdyyA+X7KJIV8rzO/n+8f8G6z1G0ScdCeIrWXkpDQZ0aH3y/mZPZDRXK2zszoN88ZsHqXMjm54/zeHtjsI6bQ7/Ht9aHWXyo6jmgozu0ZcRbPpQlNdooNyThLQMUO/TgZwW483P07/iZVI/xkRSxRln3KbOXmSG7HYD2WR7b8P5RcUWwhLzw+O79Ar2/livp9eCZ7WbO4JdI8spy1PxeOKuIeCEwD2nitOjtIVOpX0j3B7Ukgo2zCVFUhrNZ8nWHWjhCkLJ/Z6PwlkrFF1bb5iy3cl9cO2vXMkmH3C2c5s0zH5jLXCJJRwESHaWhA4M96svGQrerxBBVkLMCTyee1sdrBax7E2UZcNGUb5RLiEATxdbcfvi+2nSSFvKHYcR0SPLkWHXyPzKIsyN14SKsVol63cjb5nb5wOzopGoJAaG9eWwgdiM848PuCxHN55O+/Hljo9r0PhGq53fcfG09m2Kj1K01cCmpshtLDuEWZPRP50SJ3TuOQuowjtaRNaRNGZECCDRKxixUF/8/qC2vsJazx7BTR3JeuDsS3OqfhoOD6u7tejHXgxUmqBCNSAUPQfdkFkO/lpXTeB2h3iuyEaXVoBBXFdBdwuVO3DvWm1ukm4YT6seP+zgeZtgZCkBQMFLw4hNtTIZ8dg723JUyCmtrspABvH13n3xiVruxlrEKyh15nHMZONgkqGK3CRP3pTdexpY2sky2zIUB57enhgJ1b8vv+SmP5WQljr2p5OE7oejAY/fK5+QEAhi5Y1xzyn1/6+mSyWNhNFCBN7SgWH0yAS/ei/yre4YWr06IRVZivydh/4qAmFIiekmngGNaPBy2YdRMLno3stZ5s6tKuO8CdxItlYA4BKUAAWqNwzYBTC+JysgsCGT21mjGNlDXxe1CwdU5GSYmgDygX34ykorNNqMJA49WWWe3daTkPnr X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:OS9PR01MB13950.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 0mfwWsXi8BNFTkwtc6N/q7e1qHw9wg3aFvqntZnlb/h2t/kVRkIraNYt4rZZ+vJL3ri9JMC11pweYmxAmkHy9NqCnnn3u3qn9egOOwyBKd+2l6mHtFb45RvHwXVp9C1OGQODQ3N/vFol5g8xv8XtMx7wbRTlEMQoLalE0/RVE/tEmOpVN3o7jya/NtGk2l6AsJYZK5YU0aqptMvVTRSrC33TY/bmeHZSTpmZ23HavW3GgTtZOWsNKAJa+5B7WZ3iXC48VJXVfjSF1rZFW5nzD5PNbV+PyaOebdZdBnIQCLiZ3OObQ9kHuQCFcKon5zdYa2rDR5EEcm8q2bbf44bjLzCxmf3P3ZZHzKLNzNCMbalLUChaJdnQSkiFvzFWAmaTMJR4kusDnmBaaWJyg9rdlAtoMm/WIB8fWKWqr+ONG+V9sh6lgb4SBSjOhvs+2ftkB63jE8rPEm9dh3gQQnCntvpjVaNCF7Srv6dkPGsfBktwaLSwDP/4H01OWLfD3QZh3ov0SA2XwWSfLiybAyKiFIkZESXHX1qXFYPV6ctxeNObdOdQSm3z07S51OS8Wd0FzpvwTjTQMj7TNQxBPeIFl9RWSLFMqZBRCLFDwf3ISvvawtq8kkBZ1Ft8QYNBzpt2M7BJW+s1zxUsJFNGNNynWTN5wHbLymjbrf/yX2qb/WaHIBcTYdYzEhMaliLPuUBdRrPWB+FOnIMrRykVrbplIJxIBE7iGC4K14s87Iih/58HM+LQWva4tiG961VTasPA5wolXdXfMSnyxnk0sAV5YQoD2w7f13WykhnTOVFO2UEASaaGvrIouBUd0NVG3gm5V6mosinDSTaOAu6ufXjDbszRzdKJzUH+wWtd6kkoxD3tlDZCvWYeughrndUhL8+OJ+89NwCFBkOwPQP5RtWdUGR0yHO3u2hSbI3I4Ym7uOsZJA6URJNTAxqjVo6VlbIMZwAMWxYYmI4hoyp2hrFcwNfgSI2Sw+OHkLFNW4vuscejaMemYUYYazwbgPmOLffWDbTHOvGafvJHrPtyZ9/Mqbzqzm28SgN0qE5STWP1wrAcd+T4HPrHM7+QoIbkDcGapMlR1xJHL67PIMSacGemM5ChO4vk4AaQ6a5efHZ+ViIqvXw78Uu/qKSQpz2XQVy3nF1lNDWcOmEM+IcGPbEHyIUZELDFsCDNGKVZ8ryxJsk7wRRaysi207cIQTr90qjUzbqy2cqQ9kms1U54v1YpjOJfF8JkW5NMYXpmSqjIZXosqwu1J+jsFWubSSiBGf7ejjtq+R9RpVTBCH76Kav9IdfpHXzl3pnV0r+/aA06hRatz1xDEElHtdgoxKaDKVLq/HFR9rIAEevqJf7rOaOPjs1M9vlHipykztXZnur4Dla0h7ZFyBOtxWEh3qXU8pMzqyg5vX7XNwog0zNQBRUA6DWdXbYURtRaljlU5Fn1l3INZRQjwZevnf9cpM2961L/0/FbjvLghfs7vitXUJDR0nf2/1B9dGnfv3euGA+b0iCpqxrmMlJy/PlYvENgDVbIR9ysBq6rOIAOApxWAMj6OazGZi/29l4mV7Y9y4gtdNeNx1KaqRqv7FKn79mDXTAxZ+9RiXWXN6LyUjvpSEfpDTnRfeh42b+Zmte/G1AkgBU= X-OriginatorOrg: bp.renesas.com X-MS-Exchange-CrossTenant-Network-Message-Id: b70e3727-1a6f-426c-e83e-08dd6867c2e6 X-MS-Exchange-CrossTenant-AuthSource: OS9PR01MB13950.jpnprd01.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Mar 2025 11:01:42.1122 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 53d82571-da19-47e4-9cb4-625a166a4a2a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: UnTH9gMWKWJbVsA4UpRrYieu8UKFEMSz9SB+7LuxkifbDkZCtrGRpL3sP9IKd3MUoNVJb6ijqj0VrSOKsRkslai2oEUssOYdGXSFc8IN/uVuyc0IGZ5gCDoSY7KYnYOf X-MS-Exchange-Transport-CrossTenantHeadersStamped: OS3PR01MB8652 List-Id: X-Webhook-Received: from li982-79.members.linode.com [45.33.32.79] by aws-us-west-2-korg-lkml-1.web.codeaurora.org with HTTPS for ; Fri, 21 Mar 2025 11:01:49 -0000 X-Groupsio-URL: https://lists.cip-project.org/g/cip-dev/message/18328 From: Biju Das commit a40f02b2923b6d58e76cfef760b8ed61a00f1d53 upstream. Enable support for the Renesas RZ/G3E (R9A09G047) SoC in the ARM64 defconfig. Signed-off-by: Biju Das Reviewed-by: Geert Uytterhoeven Link: https://lore.kernel.org/20241203105005.103927-14-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven Signed-off-by: Tommaso Merciai --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index a15bfa82fe59..459c1fac90ff 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1182,6 +1182,7 @@ CONFIG_ARCH_R9A07G044=y CONFIG_ARCH_R9A07G054=y CONFIG_ARCH_R9A08G045=y CONFIG_ARCH_R9A09G011=y +CONFIG_ARCH_R9A09G047=y CONFIG_ROCKCHIP_IODOMAIN=y CONFIG_ROCKCHIP_PM_DOMAINS=y CONFIG_ARCH_TEGRA_132_SOC=y