From patchwork Tue Apr 1 15:48:16 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lukas Zapolskas X-Patchwork-Id: 14035058 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 1204AC36018 for ; Tue, 1 Apr 2025 15:49:00 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 5760A10E600; Tue, 1 Apr 2025 15:48:58 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.b="kVTLMgsU"; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="kVTLMgsU"; dkim-atps=neutral Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2073.outbound.protection.outlook.com [40.107.21.73]) by gabe.freedesktop.org (Postfix) with ESMTPS id C325810E5FF for ; Tue, 1 Apr 2025 15:48:55 +0000 (UTC) ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=gifjJhIsWssiMt/1w01O146tTphN4K135mwcWs/OWl6Cy8TFXxKXGx2NM0Qm5/cwIUufXZDyCp2MWhPUW3XtiTXkMlPGzXuVHAnlR7CbU7+4q65t/DAH3oLmjgaYmGJAPteqnuZnbKFshSo8ILV7PCP+uWdnNBB01tirCGdbOdm5athfJjlDguqzRAF+z6OFjua8nXg/tvMVCNWF25gzp05Y+TTYDw3DefkhTRPSYLLroJSUfK9oqlDRzZ/B/1JVKeZ5RIb1thKWNYTDDjeTEwNM4+8cTj9HdMNYPfrFmsi5wMAuVdS0HWybkow6qIRI/ok8eMv4CINMh1U8bl0eow== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hK8eaAo11ZlCQ6I373AuHMwGQk0vWIuFjiv6aQ2KXCs=; b=x818jzSkmMJAio+4hZ+WJu16o4mRU2IYXFc29vh1BAavPTN+Q93h4tEhARzzji0qaUaol4ZHMnH8mOMy9NJ3Zc/KVpDt7LqWk+iTl26CrnpSIP+w1qvOfjqu0H1Q2q8vcP+i+J+/tVHt34iI4iThjpvH1ELSMHbEXZIxg3iKwk44OzN2JRGGwPkahN8248S2qaAPEWti1lTj3tDLqN5TcvtKTQZRdNRSvVu+Yh8jdHRcQvPVJNVNrKul8xznAULiN9xBR2/zOi5x6QNXJl3xrkeR7SpPweQJ2cdwjWWrvEaOUD+jaN0mmHRdNOfhxdoLqoTPu1lS/Wz27gaNWFG3AA== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hK8eaAo11ZlCQ6I373AuHMwGQk0vWIuFjiv6aQ2KXCs=; b=kVTLMgsUDqjRCcyUDL3yq/hwvGTyItJEyohR6zy4VvnOUqhvoRVg6wCa1Ys7wsbIbQhItdLUzkIogPsIw/ToRgyztwq+NWE2Bw2P60+TCMBfloyuf/cA7RXbnB722f9kut3d6pngID9flPFEwlu8C9+5UCR2WE6ZUa+XP2XUjQI= Received: from AM0P190CA0029.EURP190.PROD.OUTLOOK.COM (2603:10a6:208:190::39) by AS4PR08MB8190.eurprd08.prod.outlook.com (2603:10a6:20b:58d::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.54; Tue, 1 Apr 2025 15:48:52 +0000 Received: from AM2PEPF0001C714.eurprd05.prod.outlook.com (2603:10a6:208:190:cafe::6d) by AM0P190CA0029.outlook.office365.com (2603:10a6:208:190::39) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8534.50 via Frontend Transport; Tue, 1 Apr 2025 15:48:51 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM2PEPF0001C714.mail.protection.outlook.com (10.167.16.184) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8606.22 via Frontend Transport; Tue, 1 Apr 2025 15:48:51 +0000 Received: ("Tessian outbound 93207444acda:v604"); Tue, 01 Apr 2025 15:48:50 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 8d6888ad6b27e5a1 X-TessianGatewayMetadata: 2wo16KCqSDmdAK4BxtRuODu094DohDQl4RJmO2wMXxuhd8qhYHT0enbWsXNfAvtGMzPU9RQ+bT4HID+QOegpgI5ra2Mwn8dy/e9qvNkZpH2G0NrAEnJQm9Ev0XaSy1g8ZXMQl/jefyO/8Hrkvxju8q9lFJK2n9KcFYKgzPD7YMmE4BhrfDdFhBg7VNE68KjLu92R3Q8YYus6pT+iK1WKhA== X-CR-MTA-TID: 64aa7808 Received: from Ldf56ed5f71a0.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id ABABF5FE-650C-4DDE-993E-C438ED48AB1A.1; Tue, 01 Apr 2025 15:48:38 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id Ldf56ed5f71a0.1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Tue, 01 Apr 2025 15:48:38 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=YLEJKUZxqhEJOY/l97PMyPp7GoKB21SKkvGR0uovsgRev0OKU//fFoNmssFP6rgWYvPUu0Hv2BX7J2ltAvZfo9SX329T7Eu+vTWK0LIad76jYG6GozdhzCuFVv+DJ5e7CPpWsZRfC0mGkgXkAfsZMUZDX7EZCEcM5wx5n6hrgjtnVaANfB1E87SZympX2h/1zOuqbSyV/0jE6JTu+Oo6rKwrIJ2bn3Q7ghxaGOuU7UQ4OHjeQjKrI4jfJc9aEivk1h7uoG7k69OPGPIly9FAuqedTlEmXuruKFOajKcLlBQ1lu+WnxhRAsbaOtFr5hgDJuSljuXhja69cTiGps5OkQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hK8eaAo11ZlCQ6I373AuHMwGQk0vWIuFjiv6aQ2KXCs=; b=kcSDBWcfWGwr7zriUZ4KX2pkA2SfFiJFoyrMCUH04z1HoU6nRpDw5WM4cfgOFN4KsMywoic0gA3xSDCjG8ftuOrVXODiUUBq7/j8eIXYJlI+Dz6qQHoRelF594NEm1vyssQFlfzVbSh7sx8BE7k7hr+Q+/PDBaD0sIgVbr632wawKL6eOG6a3rskQsodW7KzUvrd0ZB+/SvSDbnGb8GG9SsQJyiaFWlAl+jbFgYzXvWBOo/WtVaplqRLqUj0jAGbGOeDL1RhHlOYwPmY0APsF5yAdoQ5djPQk142dR/smJWnzzCFyYC8gPtsvw+S9Ub447L+kjrGG1P41T3v3jQdXA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hK8eaAo11ZlCQ6I373AuHMwGQk0vWIuFjiv6aQ2KXCs=; b=kVTLMgsUDqjRCcyUDL3yq/hwvGTyItJEyohR6zy4VvnOUqhvoRVg6wCa1Ys7wsbIbQhItdLUzkIogPsIw/ToRgyztwq+NWE2Bw2P60+TCMBfloyuf/cA7RXbnB722f9kut3d6pngID9flPFEwlu8C9+5UCR2WE6ZUa+XP2XUjQI= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) by DU0PR08MB8279.eurprd08.prod.outlook.com (2603:10a6:10:40d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:48:36 +0000 Received: from AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc]) by AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc%6]) with mapi id 15.20.8534.048; Tue, 1 Apr 2025 15:48:36 +0000 From: Lukas Zapolskas To: Boris Brezillon , Steven Price , Liviu Dudau , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: =?utf-8?q?Adri=C3=A1n_Larumbe?= , Lukas Zapolskas , Mihail Atanassov Subject: [PATCH v3 1/7] drm/panthor: Add performance counter uAPI Date: Tue, 1 Apr 2025 16:48:16 +0100 Message-Id: <45c1f1a99427800ee154f22070648c41e0d3dfe9.1743517880.git.lukas.zapolskas@arm.com> X-Mailer: git-send-email 2.33.0.dirty In-Reply-To: References: X-ClientProxiedBy: LO4P123CA0040.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:152::9) To AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AM0PR08MB3315:EE_|DU0PR08MB8279:EE_|AM2PEPF0001C714:EE_|AS4PR08MB8190:EE_ X-MS-Office365-Filtering-Correlation-Id: 15fa5e01-1fd0-4da0-e01b-08dd7134b349 X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|366016|376014|921020; X-Microsoft-Antispam-Message-Info-Original: QODcco8NbBjoAuOdspfzkcZ/rYW6TCvVee2El16Jp+ToOni7V2JyaeUqTBLnSldLRc1FzJcNm8rb9u74BtsnCcs5nKV/oZboiY+czM2YMh3kG92u/6ueIovILRUk2n8dCA6M7++sBDL3jKJNa2rhVoaTVyBLShVF/YDI64q4/dDBMBJrRZL2ZMEdCqLwlwpujSynoNcvVSs1ij0SVY2e21zFKjHy9oNYcz8hHtccetIrak5JbMRMdTQcWnWLMS5pIE8ThmNXbISNYAbUHUoHnF3vz8KrxIvbHcJoYGCfpUDuFC3Q9fOPLM8gsg1Gvkock8KtUP0L8JXozb+El9T0TtXKPXaTBM1Qs42KuZZwMQFRlAITHz5LGU2Rh/7hqvg4OtaGNvEatB5XS+lROuEYfnjyN6ixCmq87Ii74yexOdnmoFPFzfnMMeEweXcD42fIZmSwnnzCAOoShQovtbXo1b+CGVOEFW3WhxaTt5UsosJFir4dCBkfH1JBPwtGrokOJOiqkFV4OUPiylHNrALtsOK4gg5dQe6LZupP9nMaXyHj2fNoFzqikd8rpXqYPhwT+ikBZ5FH2Q1qT58H8YkIe5wADWvIKKgoGQ4ud2spuWKgBpzOnkdxP/uK44W5PValpaKF+2fvS955RuhMdS2bne1T8dfw2sFPL0eFBCCZuwYTRDV5DqtZr0/eHXLzUL36p3MCTe0ng8J7IhLJ9LKQr5VxDMvMI/U5Hrh1Zq0z4e7N6TnnMWiOPJwIikKnVHYeceZshM4m7XuxQWUNZVv1HeZZ0qk05zI45lMW8wVMSX3k+iejipm+xHdxovtZCe0WQ/J6G1u0uT+HPQ1wxTaYxFqHBhPvHYEdIUbqBjhzWXZm5j9BTwY7Ifm3MpHRej7zBb6hzwoi9XvGM6NvBkuSoYCQ6rurJ5JTo9x7sp6/7/tp3nbQZY0wqDN9lmjJgTX4iWQ9YSfBQzpNik30Yxs37lLRCeyIyTHkH9RTKDd6kpNvHUQlMwKKpmBa6RjYvG1mjOwvbnQHAnz01OzHLhtq+Txqtml3UfhMz7YleRenMd1mAeehEegkldSLojdPu5acPARxa222ba+rSHnVCI6hp6OfLDZSw0UoyoQqftHB3YOprWSrvTPpZsnKimYHo0AafqZWp/nu2cuD0TGLrQlEZTUic0a0FUewciKD0zp0Ts+EP8lCesL+dw9JnicBti+5i0UryFA/dB1vSXRQnX8oqWITbJhI7UP1K414XeMjviOUgftzsq9eKojQR28UJp1TM0fEpI2ygS092l8Jg3uYatVBgOAhTNy/W9rAuCKpSwqmrDWuE+bwLoucwLRg0ZJCLOr6rxomjF5Bf3696I83TyQaKrndi50eTEvCz7nDjlK7VgmMRHanYsywTbWR9t6tDii3UC2UjJPEan/oAezZJRDH538iLwn9lykzZuvFA/0= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM0PR08MB3315.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(366016)(376014)(921020); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8279 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:208:5c::16]; domain=AM0PR08MB3315.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM2PEPF0001C714.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 2f36e349-6b82-475c-f756-08dd7134a9e9 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|35042699022|36860700013|82310400026|1800799024|14060799003|921020; X-Microsoft-Antispam-Message-Info: 9cc4f4IxlIZJxGY7I/2fN/D1zY6IJR86GHAmeChXyB7JOPaVWJ27rB2CtC/4ybTmtuxnKkYhxKpYJRbGi4IVRayPUznmtsr6NuUImWt3xz40ttZ3DxefuUmxk6zTU7sA//nw3fh9E0KVincjmoSM0WiVHdAPDmm5fDtFl2nAJewPSRBSHSOUg2i2FqTMGxB9oMkInFlXlxbpaNLDMiI1HHzpl+VV7fRJgZpPIGIT4hm7YaojCLEeMQdt/7eZTbsyir7T5hf0sFUA3M9fuZkXl2DLHliXt2rMoR3SIO3JQUNbR4265uQ0sfwGcbq+C0m/5SuCqFhVVIvMfj7ESJ76ngx6FR1GtUK0wMJ+YqCYoLt2J71dMQ5JgPPLXwhn50raDAvWc7DXHkbBfeCqgPh2jbEFdGAIFgrr4ZBr2zXlmoQBd6JOEFWJiboCeWPfkTdPYsMEhKOMYgcjm94mPJ1RTVG/yxCQSb8ngy6kwj0TV7/0kLwvhVuoyAx1uywr/B6I4wljEpSSGKjsHAGyQpqwmp1XTANqxBZQ4as9gJsSgAUBocunbAALWSI6dskRTd+32mtP6RQ4CJRyZ+2w80fM99vWvDEXdNe/2IAUDB2HssziIkcyUHhmvWpo6qU0n8py3gQnepTLw91wviVNCZxLErXrY/vRKRQW+sol2dFowZ7pY5daywAloUUQ0I3qgjWCaY/B1nFj8e4Fy/uuG1e3F6Wk3PhwU0Fk5Mw2AYIuGxD3oBwIkb4GTnFtu3h2JMjOs8D/8Clv5bLF0RTS24loXNsohJUEdVhYhDoem3ZO8zFbSU3IMpqhC7IlNyWDmIl/Q0CrEoKcLwdOEMknGyXW/yj2X+4+Cqm7gGW16lscrtX7iteYu+/PfjHxPIpZ9bvZVlH/3VVCXiuPpmSFINxTzOFK3pq/f6Ui4r+lhXziXKgRCJaIXdEDqtXL4w2B2Ng60FCQt9nyDoj7lgXs1KT94+dmTpfaj/VY/4FawYJ2vFHEVNnM/KvwVt+d1wo5TmqF3lK7qVWHyoJM4Dd97HdUAXGQwOTAyjXkFRQ1wHstlAIQY7e9u9cz+ej7mSs1V7+5HzzrWTwFztA9P1LG30K9k2CwvAyehJxO3NNUA5eQsAVkDNBf8ByP664ciG2AEZ+dsmyn4S76ALqn3wfKFMo3ATcmNDR2M5ja12zJocI8+xLw1snO4+XCpOGnTxyTLXhg3cG2yTPtZ65EIgdXDBPDE8B2ZgLoBt0Onk5w8xTf79iHHhsocaYfMLGeb00q+kkSHmawMJZjwASoIVUtbNKQGvYXDZc6/37hl3NRqmfBMVdEjIjgSAv8nM53AJ9RJ2Do2abTBoEcYIBNDXK91/jhqhj/a4gGOgNoh3zfeCbs4SvIMudyGE0NIh3yq3nDhRrkPSznZCSvr407zMlsLmR3ujm4ikBCwOhfsME7Njx4+AiMVUZQehN3soX587s4WjIPazZjWh44X49/MKriDmhESxqhLMpA0i9rBSXnrl8yfRK0iVrhOcSqVS4edQIdgfy3 X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:64aa7808-outbound-1.mta.getcheckrecipient.com; CAT:NONE; SFS:(13230040)(376014)(35042699022)(36860700013)(82310400026)(1800799024)(14060799003)(921020); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Apr 2025 15:48:51.4804 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 15fa5e01-1fd0-4da0-e01b-08dd7134b349 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM2PEPF0001C714.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS4PR08MB8190 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This patch extends the DEV_QUERY ioctl to return information about the performance counter setup for userspace, and introduces the new ioctl DRM_PANTHOR_PERF_CONTROL in order to allow for the sampling of performance counters. The new design is inspired by the perf aux ringbuffer, with the insert and extract indices being mapped to userspace, allowing multiple samples to be exposed at any given time. To avoid pointer chasing, the sample metadata and block metadata are inline with the elements they describe. Userspace is responsible for passing in resources for samples to be exposed, including the event file descriptor for notification of new sample availability, the ringbuffer BO to store samples, and the control BO along with the offset for mapping the insert and extract indices. Though these indices are only a total of 8 bytes, userspace can then reuse the same physical page for tracking the state of multiple buffers by giving different offsets from the BO start to map them. Co-developed-by: Mihail Atanassov Signed-off-by: Mihail Atanassov Signed-off-by: Lukas Zapolskas --- include/uapi/drm/panthor_drm.h | 545 +++++++++++++++++++++++++++++++++ 1 file changed, 545 insertions(+) diff --git a/include/uapi/drm/panthor_drm.h b/include/uapi/drm/panthor_drm.h index 97e2c4510e69..c63cbdddde76 100644 --- a/include/uapi/drm/panthor_drm.h +++ b/include/uapi/drm/panthor_drm.h @@ -127,6 +127,9 @@ enum drm_panthor_ioctl_id { /** @DRM_PANTHOR_TILER_HEAP_DESTROY: Destroy a tiler heap. */ DRM_PANTHOR_TILER_HEAP_DESTROY, + + /** @DRM_PANTHOR_PERF_CONTROL: Control a performance counter session. */ + DRM_PANTHOR_PERF_CONTROL, }; /** @@ -226,6 +229,9 @@ enum drm_panthor_dev_query_type { * @DRM_PANTHOR_DEV_QUERY_GROUP_PRIORITIES_INFO: Query allowed group priorities information. */ DRM_PANTHOR_DEV_QUERY_GROUP_PRIORITIES_INFO, + + /** @DRM_PANTHOR_DEV_QUERY_PERF_INFO: Query performance counter interface information. */ + DRM_PANTHOR_DEV_QUERY_PERF_INFO, }; /** @@ -379,6 +385,123 @@ struct drm_panthor_group_priorities_info { __u8 pad[3]; }; +/** + * enum drm_panthor_perf_feat_flags - Performance counter configuration feature flags. + */ +enum drm_panthor_perf_feat_flags { + /** @DRM_PANTHOR_PERF_BLOCK_STATES_SUPPORT: Coarse-grained block states are supported. */ + DRM_PANTHOR_PERF_BLOCK_STATES_SUPPORT = 1 << 0, +}; + +/** + * enum drm_panthor_perf_block_type - Performance counter supported block types. + */ +enum drm_panthor_perf_block_type { + /** @DRM_PANTHOR_PERF_BLOCK_METADATA: Internal use only. */ + DRM_PANTHOR_PERF_BLOCK_METADATA = 0, + + /** @DRM_PANTHOR_PERF_BLOCK_FW: The FW counter block. */ + DRM_PANTHOR_PERF_BLOCK_FW, + + /** @DRM_PANTHOR_PERF_BLOCK_CSHW: The CSHW counter block. */ + DRM_PANTHOR_PERF_BLOCK_CSHW, + + /** @DRM_PANTHOR_PERF_BLOCK_TILER: The tiler counter block. */ + DRM_PANTHOR_PERF_BLOCK_TILER, + + /** @DRM_PANTHOR_PERF_BLOCK_MEMSYS: A memsys counter block. */ + DRM_PANTHOR_PERF_BLOCK_MEMSYS, + + /** @DRM_PANTHOR_PERF_BLOCK_SHADER: A shader core counter block. */ + DRM_PANTHOR_PERF_BLOCK_SHADER, + + /** @DRM_PANTHOR_PERF_BLOCK_FIRST: Internal use only. */ + DRM_PANTHOR_PERF_BLOCK_FIRST = DRM_PANTHOR_PERF_BLOCK_FW, + + /** @DRM_PANTHOR_PERF_BLOCK_LAST: Internal use only. */ + DRM_PANTHOR_PERF_BLOCK_LAST = DRM_PANTHOR_PERF_BLOCK_SHADER, + + /** @DRM_PANTHOR_PERF_BLOCK_MAX: Internal use only. */ + DRM_PANTHOR_PERF_BLOCK_MAX = DRM_PANTHOR_PERF_BLOCK_LAST + 1, +}; + +/** + * enum drm_panthor_perf_clock - Identifier of the clock used to produce the cycle count values + * in a given block. + * + * Since the integrator has the choice of using one or more clocks, there may be some confusion + * as to which blocks are counted by which clock values unless this information is explicitly + * provided as part of every block sample. Not every single clock here can be used: in the simplest + * case, all cycle counts will be associated with the top-level clock. + */ +enum drm_panthor_perf_clock { + /** @DRM_PANTHOR_PERF_CLOCK_TOPLEVEL: Top-level CSF clock. */ + DRM_PANTHOR_PERF_CLOCK_TOPLEVEL, + + /** + * @DRM_PANTHOR_PERF_CLOCK_COREGROUP: Core group clock, responsible for the MMU, L2 + * caches and the tiler. + */ + DRM_PANTHOR_PERF_CLOCK_COREGROUP, + + /** @DRM_PANTHOR_PERF_CLOCK_SHADER: Clock for the shader cores. */ + DRM_PANTHOR_PERF_CLOCK_SHADER, +}; + +/** + * struct drm_panthor_perf_info - Performance counter interface information + * + * Structure grouping all queryable information relating to the performance counter + * interfaces. + */ +struct drm_panthor_perf_info { + /** + * @counters_per_block: The number of 8-byte counters available in a block. + */ + __u32 counters_per_block; + + /** + * @sample_header_size: The size of the header struct available at the beginning + * of every sample. + */ + __u32 sample_header_size; + + /** + * @block_header_size: The size of the header struct inline with the counters for a + * single block. + */ + __u32 block_header_size; + + /** @flags: Combination of drm_panthor_perf_feat_flags flags. */ + __u32 flags; + + /** + * @supported_clocks: Bitmask of the clocks supported by the GPU. + * + * Each bit represents a variant of the enum drm_panthor_perf_clock. + * + * For the same GPU, different implementers may have different clocks for the same hardware + * block. At the moment, up to four clocks are supported, and any clocks that are present + * will be reported here. + */ + __u32 supported_clocks; + + /** @fw_blocks: Number of FW blocks available. */ + __u32 fw_blocks; + + /** @cshw_blocks: Number of CSHW blocks available. */ + __u32 cshw_blocks; + + /** @tiler_blocks: Number of tiler blocks available. */ + __u32 tiler_blocks; + + /** @memsys_blocks: Number of memsys blocks available. */ + __u32 memsys_blocks; + + /** @shader_blocks: Number of shader core blocks available. */ + __u32 shader_blocks; +}; + /** * struct drm_panthor_dev_query - Arguments passed to DRM_PANTHOR_IOCTL_DEV_QUERY */ @@ -977,6 +1100,426 @@ struct drm_panthor_tiler_heap_destroy { __u32 pad; }; +/** + * DOC: Performance counter decoding in userspace. + * + * Each sample will be exposed to userspace in the following manner: + * + * +--------+--------+------------------------+--------+-------------------------+-----+ + * | Sample | Block | Block | Block | Block | ... | + * | header | header | counters | header | counters | | + * +--------+--------+------------------------+--------+-------------------------+-----+ + * + * Each sample will start with a sample header of type @struct drm_panthor_perf_sample header, + * providing sample-wide information like the start and end timestamps, the counter set currently + * configured, and any errors that may have occurred during sampling. + * + * After the fixed size header, the sample will consist of blocks of + * 64-bit @drm_panthor_dev_query_perf_info::counters_per_block counters, each prefaced with a + * header of its own, indicating source block type, as well as the cycle count needed to normalize + * cycle values within that block, and a clock source identifier. + */ + +/** + * enum drm_panthor_perf_block_state - Bitmask of the power and execution states that an individual + * hardware block went through in a sampling period. + * + * Because the sampling period is controlled from userspace, the block may undergo multiple + * state transitions, so this must be interpreted as one or more such transitions occurring. + */ +enum drm_panthor_perf_block_state { + /** + * @DRM_PANTHOR_PERF_BLOCK_STATE_UNKNOWN: The state of this block was unknown during + * the sampling period. + */ + DRM_PANTHOR_PERF_BLOCK_STATE_UNKNOWN = 0, + + /** + * @DRM_PANTHOR_PERF_BLOCK_STATE_ON: This block was powered on for some or all of + * the sampling period. + */ + DRM_PANTHOR_PERF_BLOCK_STATE_ON = 1 << 0, + + /** + * @DRM_PANTHOR_PERF_BLOCK_STATE_OFF: This block was powered off for some or all of the + * sampling period. + */ + DRM_PANTHOR_PERF_BLOCK_STATE_OFF = 1 << 1, + + /** + * @DRM_PANTHOR_PERF_BLOCK_STATE_AVAILABLE: This block was available for execution for + * some or all of the sampling period. + */ + DRM_PANTHOR_PERF_BLOCK_STATE_AVAILABLE = 1 << 2, + /** + * @DRM_PANTHOR_PERF_BLOCK_STATE_UNAVAILABLE: This block was unavailable for execution for + * some or all of the sampling period. + */ + DRM_PANTHOR_PERF_BLOCK_STATE_UNAVAILABLE = 1 << 3, + + /** + * @DRM_PANTHOR_PERF_BLOCK_STATE_NORMAL: This block was executing in normal mode + * for some or all of the sampling period. + */ + DRM_PANTHOR_PERF_BLOCK_STATE_NORMAL = 1 << 4, + + /** + * @DRM_PANTHOR_PERF_BLOCK_STATE_PROTECTED: This block was executing in protected mode + * for some or all of the sampling period. + */ + DRM_PANTHOR_PERF_BLOCK_STATE_PROTECTED = 1 << 5, +}; + +/** + * struct drm_panthor_perf_block_header - Header present before every block in the + * sample ringbuffer. + */ +struct drm_panthor_perf_block_header { + /** @block_type: Type of the block. */ + __u8 block_type; + + /** @block_idx: Block index. */ + __u8 block_idx; + + /** + * @block_states: Coarse-grained block transitions, bitmask of enum + * drm_panthor_perf_block_states. + */ + __u8 block_states; + + /** + * @clock: Clock used to produce the cycle count for this block, taken from + * enum drm_panthor_perf_clock. The cycle counts are stored in the sample header. + */ + __u8 clock; + + /** @pad: MBZ. */ + __u8 pad[4]; + + /** @enable_mask: Bitmask of counters requested during the session setup. */ + __u64 enable_mask[2]; +}; + +/** + * enum drm_panthor_perf_sample_flags - Sample-wide events that occurred over the sampling + * period. + */ +enum drm_panthor_perf_sample_flags { + /** + * @DRM_PANTHOR_PERF_SAMPLE_OVERFLOW: This sample contains overflows due to the duration + * of the sampling period. + */ + DRM_PANTHOR_PERF_SAMPLE_OVERFLOW = 1 << 0, + + /** + * @DRM_PANTHOR_PERF_SAMPLE_ERROR: This sample encountered an error condition during + * the sample duration. + */ + DRM_PANTHOR_PERF_SAMPLE_ERROR = 1 << 1, +}; + +/** + * struct drm_panthor_perf_sample_header - Header present before every sample. + */ +struct drm_panthor_perf_sample_header { + /** + * @timestamp_start_ns: Earliest timestamp that values in this sample represent, in + * nanoseconds. Derived from CLOCK_MONOTONIC_RAW. + */ + __u64 timestamp_start_ns; + + /** + * @timestamp_end_ns: Latest timestamp that values in this sample represent, in + * nanoseconds. Derived from CLOCK_MONOTONIC_RAW. + */ + __u64 timestamp_end_ns; + + /** @block_set: Set of performance counter blocks. */ + __u8 block_set; + + /** @pad: MBZ. */ + __u8 pad[3]; + + /** @flags: Current sample flags, combination of drm_panthor_perf_sample_flags. */ + __u32 flags; + + /** + * @user_data: User data provided as part of the command that triggered this sample. + * + * - Automatic samples (periodic ones or those around non-counting periods or power state + * transitions) will be tagged with the user_data provided as part of the + * DRM_PANTHOR_PERF_COMMAND_START call. + * - Manual samples will be tagged with the user_data provided with the + * DRM_PANTHOR_PERF_COMMAND_SAMPLE call. + * - A session's final automatic sample will be tagged with the user_data provided with the + * DRM_PANTHOR_PERF_COMMAND_STOP call. + */ + __u64 user_data; + + /** + * @toplevel_clock_cycles: The number of cycles elapsed between + * drm_panthor_perf_sample_header::timestamp_start_ns and + * drm_panthor_perf_sample_header::timestamp_end_ns on the top-level clock if the + * corresponding bit is set in drm_panthor_perf_info::supported_clocks. + */ + __u64 toplevel_clock_cycles; + + /** + * @coregroup_clock_cycles: The number of cycles elapsed between + * drm_panthor_perf_sample_header::timestamp_start_ns and + * drm_panthor_perf_sample_header::timestamp_end_ns on the coregroup clock if the + * corresponding bit is set in drm_panthor_perf_info::supported_clocks. + */ + __u64 coregroup_clock_cycles; + + /** + * @shader_clock_cycles: The number of cycles elapsed between + * drm_panthor_perf_sample_header::timestamp_start_ns and + * drm_panthor_perf_sample_header::timestamp_end_ns on the shader core clock if the + * corresponding bit is set in drm_panthor_perf_info::supported_clocks. + */ + __u64 shader_clock_cycles; +}; + +/** + * enum drm_panthor_perf_command - Command type passed to the DRM_PANTHOR_PERF_CONTROL + * IOCTL. + */ +enum drm_panthor_perf_command { + /** @DRM_PANTHOR_PERF_COMMAND_SETUP: Create a new performance counter sampling context. */ + DRM_PANTHOR_PERF_COMMAND_SETUP, + + /** @DRM_PANTHOR_PERF_COMMAND_TEARDOWN: Teardown a performance counter sampling context. */ + DRM_PANTHOR_PERF_COMMAND_TEARDOWN, + + /** @DRM_PANTHOR_PERF_COMMAND_START: Start a sampling session on the indicated context. */ + DRM_PANTHOR_PERF_COMMAND_START, + + /** @DRM_PANTHOR_PERF_COMMAND_STOP: Stop the sampling session on the indicated context. */ + DRM_PANTHOR_PERF_COMMAND_STOP, + + /** + * @DRM_PANTHOR_PERF_COMMAND_SAMPLE: Request a manual sample on the indicated context. + * + * When the sampling session is configured with a non-zero sampling frequency, any + * DRM_PANTHOR_PERF_CONTROL calls with this command will be ignored and return an + * -EINVAL. + */ + DRM_PANTHOR_PERF_COMMAND_SAMPLE, +}; + +/** + * struct drm_panthor_perf_control - Arguments passed to DRM_PANTHOR_IOCTL_PERF_CONTROL. + */ +struct drm_panthor_perf_control { + /** @cmd: Command from enum drm_panthor_perf_command. */ + __u32 cmd; + + /** + * @handle: session handle. + * + * Returned by the DRM_PANTHOR_PERF_COMMAND_SETUP call. + * It must be used in subsequent commands for the same context. + */ + __u32 handle; + + /** + * @size: size of the command structure. + * + * If the pointer is NULL, the size is updated by the driver to provide the size of the + * output structure. If the pointer is not NULL, the driver will only copy min(size, + * struct_size) to the pointer and update the size accordingly. + */ + __u64 size; + + /** @pointer: user pointer to a command type struct. */ + __u64 pointer; +}; + +/** + * enum drm_panthor_perf_counter_set - The counter set to be requested from the hardware. + * + * The hardware supports a single performance counter set at a time, so requesting any set other + * than the primary may fail if another process is sampling at the same time. + * + * If in doubt, the primary counter set has the most commonly used counters and requires no + * additional permissions to open. + */ +enum drm_panthor_perf_counter_set { + /** + * @DRM_PANTHOR_PERF_SET_PRIMARY: The default set configured on the hardware. + * + * This is the only set for which all counters in all blocks are defined. + */ + DRM_PANTHOR_PERF_SET_PRIMARY, + + /** + * @DRM_PANTHOR_PERF_SET_SECONDARY: The secondary performance counter set. + * + * Some blocks may not have any defined counters for this set, and the block will + * have the UNAVAILABLE block state permanently set in the block header. + * + * Accessing this set requires the calling process to have the CAP_PERFMON capability. + */ + DRM_PANTHOR_PERF_SET_SECONDARY, + + /** + * @DRM_PANTHOR_PERF_SET_TERTIARY: The tertiary performance counter set. + * + * Some blocks may not have any defined counters for this set, and the block will have + * the UNAVAILABLE block state permanently set in the block header. Note that the + * tertiary set has the fewest defined counter blocks. + * + * Accessing this set requires the calling process to have the CAP_PERFMON capability. + */ + DRM_PANTHOR_PERF_SET_TERTIARY, +}; + +/** + * struct drm_panthor_perf_ringbuf_control - Struct used to map in the ring buffer control indices + * into memory shared between user and kernel. + * + */ +struct drm_panthor_perf_ringbuf_control { + /** + * @extract_idx: The index of the latest sample that was processed by userspace. Only + * modifiable by userspace. + */ + __u64 extract_idx; + + /** + * @insert_idx: The index of the latest sample emitted by the kernel. Only modiable by + * modifiable by the kernel. + */ + __u64 insert_idx; +}; + +/** + * struct drm_panthor_perf_cmd_setup - Arguments passed to DRM_PANTHOR_IOCTL_PERF_CONTROL + * when the DRM_PANTHOR_PERF_COMMAND_SETUP command is specified. + */ +struct drm_panthor_perf_cmd_setup { + /** + * @block_set: Set of performance counter blocks, member of + * enum drm_panthor_perf_block_set. + * + * This is a global configuration and only one set can be active at a time. If + * another client has already requested a counter set, any further requests + * for a different counter set will fail and return an -EBUSY. + * + * If the requested set does not exist, the request will fail and return an -EINVAL. + * + * Some sets have additional requirements to be enabled, and the setup request will + * fail with an -EACCES if these requirements are not satisfied. + */ + __u8 block_set; + + /** @pad: MBZ. */ + __u8 pad[7]; + + /** @fd: eventfd for signalling the availability of a new sample. */ + __u32 fd; + + /** @ringbuf_handle: Handle to the BO to write perf counter sample to. */ + __u32 ringbuf_handle; + + /** + * @control_handle: Handle to the BO containing a contiguous 16 byte range, used for the + * insert and extract indices for the ringbuffer. + */ + __u32 control_handle; + + /** + * @sample_slots: The number of slots available in the userspace-provided BO. Must be + * a power of 2. + * + * If sample_slots * sample_size does not match the BO size, the setup request will fail. + */ + __u32 sample_slots; + + /** + * @control_offset: Offset into the control BO where the insert and extract indices are + * located. + */ + __u64 control_offset; + + /** + * @sample_freq_ns: Period between automatic counter sample collection in nanoseconds. Zero + * disables automatic collection and all collection must be done through explicit calls + * to DRM_PANTHOR_PERF_CONTROL.SAMPLE. Non-zero values will disable manual counter sampling + * via the DRM_PANTHOR_PERF_COMMAND_SAMPLE command. + * + * This disables software-triggered periodic sampling, but hardware will still trigger + * automatic samples on certain events, including shader core power transitions, and + * entries to and exits from non-counting periods. The final stop command will also + * trigger a sample to ensure no data is lost. + */ + __u64 sample_freq_ns; + + /** + * @fw_enable_mask: Bitmask of counters to request from the FW counter block. Any bits + * past the first drm_panthor_perf_info.counters_per_block bits will be ignored. + */ + __u64 fw_enable_mask[2]; + + /** + * @cshw_enable_mask: Bitmask of counters to request from the CSHW counter block. Any bits + * past the first drm_panthor_perf_info.counters_per_block bits will be ignored. + */ + __u64 cshw_enable_mask[2]; + + /** + * @tiler_enable_mask: Bitmask of counters to request from the tiler counter block. Any + * bits past the first drm_panthor_perf_info.counters_per_block bits will be ignored. + */ + __u64 tiler_enable_mask[2]; + + /** + * @memsys_enable_mask: Bitmask of counters to request from the memsys counter blocks. Any + * bits past the first drm_panthor_perf_info.counters_per_block bits will be ignored. + */ + __u64 memsys_enable_mask[2]; + + /** + * @shader_enable_mask: Bitmask of counters to request from the shader core counter blocks. + * Any bits past the first drm_panthor_perf_info.counters_per_block bits will be ignored. + */ + __u64 shader_enable_mask[2]; +}; + +/** + * struct drm_panthor_perf_cmd_start - Arguments passed to DRM_PANTHOR_IOCTL_PERF_CONTROL + * when the DRM_PANTHOR_PERF_COMMAND_START command is specified. + */ +struct drm_panthor_perf_cmd_start { + /** + * @user_data: User provided data that will be attached to automatic samples collected + * until the next DRM_PANTHOR_PERF_COMMAND_STOP. + */ + __u64 user_data; +}; + +/** + * struct drm_panthor_perf_cmd_stop - Arguments passed to DRM_PANTHOR_IOCTL_PERF_CONTROL + * when the DRM_PANTHOR_PERF_COMMAND_STOP command is specified. + */ +struct drm_panthor_perf_cmd_stop { + /** + * @user_data: User provided data that will be attached to the automatic sample collected + * at the end of this sampling session. + */ + __u64 user_data; +}; + +/** + * struct drm_panthor_perf_cmd_sample - Arguments passed to DRM_PANTHOR_IOCTL_PERF_CONTROL + * when the DRM_PANTHOR_PERF_COMMAND_SAMPLE command is specified. + */ +struct drm_panthor_perf_cmd_sample { + /** @user_data: User provided data that will be attached to the sample.*/ + __u64 user_data; +}; + /** * DRM_IOCTL_PANTHOR() - Build a Panthor IOCTL number * @__access: Access type. Must be R, W or RW. @@ -1019,6 +1562,8 @@ enum { DRM_IOCTL_PANTHOR(WR, TILER_HEAP_CREATE, tiler_heap_create), DRM_IOCTL_PANTHOR_TILER_HEAP_DESTROY = DRM_IOCTL_PANTHOR(WR, TILER_HEAP_DESTROY, tiler_heap_destroy), + DRM_IOCTL_PANTHOR_PERF_CONTROL = + DRM_IOCTL_PANTHOR(WR, PERF_CONTROL, perf_control) }; #if defined(__cplusplus) From patchwork Tue Apr 1 15:48:17 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Lukas Zapolskas X-Patchwork-Id: 14035057 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7816EC36010 for ; Tue, 1 Apr 2025 15:48:58 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 9F61A10E5FF; Tue, 1 Apr 2025 15:48:57 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.b="ZB4XxlhL"; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="ZB4XxlhL"; dkim-atps=neutral Received: from AS8PR04CU009.outbound.protection.outlook.com (mail-westeuropeazon11011054.outbound.protection.outlook.com [52.101.70.54]) by gabe.freedesktop.org (Postfix) with ESMTPS id 8717C10E5FD for ; Tue, 1 Apr 2025 15:48:52 +0000 (UTC) ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=SbPx3Hf998mSku/fUNo3GUDYJfVNjye6c1Jx0APYldiNvpyrPKBs54BmUDMC4O+eXdfMY2O5w5PWZzQP8UqTdmojVe+SMJ2AfBxcnxwYR35yG5AtzEKcDJTx4vbnphab6HKMWUIJgSLLVdwmX0RgYKqG6kZ+hJj/K/Ie1n1ozq9qxuVnjZjnSFfKPNC5OwG0yLDVevDldHwiMcFYAtSQ02hpGnr5swC1JlkTdnhNweTDAWfW18+ZdUZBOFU0hyesJbMyNwLKByk0jcWfA7Iz4X71981B7x/pVRubN1cPUsMCWRnMgloh8UbF+4QtgKQAPtQyflOOI4VoyfgdlqIR3A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RKToYnsnhK/atjtQcUyS+m3lGaKZADzK4Xhkt3mZuVo=; b=PoQUD+RTTPvyMnQXMD60GpLSxTMpE+8tuHE2Oc70wu+f0t01tZfszp+38lOtbY+P9iY5FT5kT5ODGo97ysMF+jAh2NK8HMTPw7Gl4Wp9nKzBo9DUYILnY1qbqvX5cALSInxE95WkKa4C0HXKTTom4mZeHTbWmPY0eclFvV4utf1ujrwRw+enSZOKTq+zjObEke8HdTwxXWkcoiR1APmNFdFaDv6Wf7AQmCu89v6plgbp61YmzJzDhulvcz9cLTGw+vKf3h7eoqgCMrFDjBbvPvxQPbEoB09qTHeghemwiJrquDKnajgCk0w3RjPuODxWB5ASbCj6Pe38lPp9/adn8Q== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RKToYnsnhK/atjtQcUyS+m3lGaKZADzK4Xhkt3mZuVo=; b=ZB4XxlhLBJzUytrgYqaEHiYB5nHTNaTFSoJ1iZh/P0dCn7o4B/4W7EWXOTr9tz/Sh7pkXFeT6GeM4Cqmj6eL0mLJfAB2eagtTFuVsHlaeCh+1DZwHaBlWCOZJTKaTgD2qwylGPn9OR+LwQWJCM03w/NAbCvGKFl/fNHlUbsjIps= Received: from AM0PR10CA0132.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:208:e6::49) by AS2PR08MB8647.eurprd08.prod.outlook.com (2603:10a6:20b:55e::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.47; Tue, 1 Apr 2025 15:48:46 +0000 Received: from AMS1EPF00000049.eurprd04.prod.outlook.com (2603:10a6:208:e6:cafe::df) by AM0PR10CA0132.outlook.office365.com (2603:10a6:208:e6::49) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8583.39 via Frontend Transport; Tue, 1 Apr 2025 15:48:46 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS1EPF00000049.mail.protection.outlook.com (10.167.16.133) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8606.22 via Frontend Transport; Tue, 1 Apr 2025 15:48:46 +0000 Received: ("Tessian outbound d933a9851b56:v604"); Tue, 01 Apr 2025 15:48:46 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 3fdee01f070c5258 X-TessianGatewayMetadata: zdau7lNxuKT/PBcDwz3JCS2lj63ukJ2jrJIWxTaUjM4J6d/6vgGv2Uba6bRv7oVwjPrFR7AVbtJd2w2lXo0EC7ypRf38cXS0EBPE8gRernDiHiVlJ4Fv6w5eUk61eC8BtMmtjqw2Kz7GPm42uGpB0DedA5fQQA6MXUpJUpWUmae+F/l/q0nIP+VWkx+pkSzP3TzAnnKjhnU+Noi4B2eyuw== X-CR-MTA-TID: 64aa7808 Received: from L12314321001d.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id A8011DF0-7E90-4AE2-B5FE-6DADAC91EE5E.1; Tue, 01 Apr 2025 15:48:39 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L12314321001d.1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Tue, 01 Apr 2025 15:48:39 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=gSx1CPoRt16r07GY7pWLzthTJMdFmrhOJY53q3dMq4FHZahsLE8CoEey/1+bpyGDgEVMTdTnqPjegb/wT/XPXeUMyoywCEazb2t7wVJMvSfaO2inGYQ79K1IU6e+O4e1Q5Gy5KAjKlYj4eEZ+sGaXLxlQN7f//vJ/Nx71srbCNj7z+U2druhY/VUOk/+Su0IE+W/5y/yChHlwEvq7HhL1FwwD+Atj4JSVLoV2hTzwAw4A+UWh4M0csElGJUbSXAYNTBmfSzd563jETc1hNHj9tF+7L1Ow+nTeiXgX8zQQWJ+/wJg+uzXrFqIvlyvbxtHvlTNSIeqmY+KPk+WCZM6rQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RKToYnsnhK/atjtQcUyS+m3lGaKZADzK4Xhkt3mZuVo=; b=IQJHJzMawE3owv7ibm8XZ5HwRvxl5ZHCzxPXJWWTvgk5o6v+ra7w319dnhnzfxG+JaiuolZ9Ps0qS5AgWzWDUH/xSl+OGMMj2lquNpaKRof+01mjMyoggF5Bzbd0v8y/FcJJ+oxnJ6IGxCypgbGQjY0CSQyGRCfn+C+SrRFS9RaiWDOukNXR3ZQycdW20Bsvt4QqLMrj6ZfF712POI3BTON0Xz9S83SwY7jWSrje8IzGVtdgzSd1UyvhVaK+TyIP3FuzJG9z0MfOoVY7yusTlrfUPvS6A5SJVxTKE2BGVIrBz3uh3FCpXZ9YiCHlK7jkm+aUWcDZMpd1bNmUIUNXtQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RKToYnsnhK/atjtQcUyS+m3lGaKZADzK4Xhkt3mZuVo=; b=ZB4XxlhLBJzUytrgYqaEHiYB5nHTNaTFSoJ1iZh/P0dCn7o4B/4W7EWXOTr9tz/Sh7pkXFeT6GeM4Cqmj6eL0mLJfAB2eagtTFuVsHlaeCh+1DZwHaBlWCOZJTKaTgD2qwylGPn9OR+LwQWJCM03w/NAbCvGKFl/fNHlUbsjIps= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) by DU0PR08MB8279.eurprd08.prod.outlook.com (2603:10a6:10:40d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:48:38 +0000 Received: from AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc]) by AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc%6]) with mapi id 15.20.8534.048; Tue, 1 Apr 2025 15:48:38 +0000 From: Lukas Zapolskas To: Boris Brezillon , Steven Price , Liviu Dudau , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: =?utf-8?q?Adri=C3=A1n_Larumbe?= , Lukas Zapolskas Subject: [PATCH v3 2/7] drm/panthor: Add DEV_QUERY.PERF_INFO handling for Gx10 Date: Tue, 1 Apr 2025 16:48:17 +0100 Message-Id: <203e6c8f7e82068fd570896a4302757247980c09.1743517880.git.lukas.zapolskas@arm.com> X-Mailer: git-send-email 2.33.0.dirty In-Reply-To: References: X-ClientProxiedBy: LO6P123CA0047.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:310::16) To AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AM0PR08MB3315:EE_|DU0PR08MB8279:EE_|AMS1EPF00000049:EE_|AS2PR08MB8647:EE_ X-MS-Office365-Filtering-Correlation-Id: 43d15991-82d6-42d8-6e96-08dd7134b05f X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|366016|376014|921020; X-Microsoft-Antispam-Message-Info-Original: =?utf-8?q?OnawiU2ExtW/6u4xfUwFwN?= =?utf-8?q?w4QLXzTBcl1caO8JdISDNou4LlhhfODmEujmy4D1FSbc5Y/L2y/iZI1brz6el2xDO?= =?utf-8?q?7ef7ZxQctW62mwhHe0fZhKPI2pzdD6E7cXPX6vgv61moWf884VMaA/fZBj89cPgc6?= =?utf-8?q?mQLJU+/DC5blkMOeNVFGgjy1OTiK/sg6BcwkGTjyuKCse/jjoV4k5AmZuYEc39NJR?= =?utf-8?q?JMwrbT5DC8xwtYrwdM6IMRICosv+pW7kWRyYCrQWd3m5zWjwp2F12lMwsfypg85mk?= =?utf-8?q?KVAdLUjoz+27HclybyHHFqnupcRyTNTd1fdt5m58ACFY7qQ+9BEOnDNcXRIzDj3fF?= =?utf-8?q?nIunnHAVKj4/YVSb/3ju/Gq7/H2ZWQVf4vebE9/280UvxXyAeQcHEg3Bbg1mY1xMK?= =?utf-8?q?BYljFMbdJxQad8XaCfsF2UtMVHT8JHroqNLYWO+9jpH2eSqKTcOdNHFiPO0FkE2k9?= =?utf-8?q?Et5iyoZvcIcYT/cUE1sL+uubgFfrAwOX6Wikb15he/XglY65qq+5mC7DmS4An7/Tu?= =?utf-8?q?bCCqerWhT2U83ENineYJA8/EWiO+S3jNdtuCGc8AH2lVzlmVyUbO6gMC7HVjueVMd?= =?utf-8?q?93UJGPZQFClZ6NeRZlUZfS0j4ykbkUKY4uqFtbkztbie1bZf8OlKw6xWjaZez5esz?= =?utf-8?q?K5Sxu1HQMKIp/KbFglqHQ+xAxuUt8BXh1pb0S2q5CZUYnepTRUj438yHeC0+aEPH7?= =?utf-8?q?wFtIebp61Kl1DF/fzlUNcPBZHt7S7woRPsUPE9YOPUkaR3HOQG+NdwVElL3PiVse/?= =?utf-8?q?4Vc3fvMEnYL2GaUGPo8KCDC/1HR+FBwDuahEHUBcNlsaNpuUHJTaOas1AECxsOtWJ?= =?utf-8?q?YzBNpAf4kHkNFe34S9bGmcqH1vlDPMBLnPI9fBn3b0ZYFPfXv4kJAfdnSVjcw3Lm/?= =?utf-8?q?HPHYs/GDrp1fkkDl/3MEEEWaZGs3qQ7rcjxvwfADuGOsVbCnmkHsoSPrAh0+Ak1rs?= =?utf-8?q?5roYraxk8q2gIaMHYIrWQgOR4qElKaKZVIg+tw5Fbi/iNOt41bqWrvBTo3j/j6B4V?= =?utf-8?q?ZlgCWI6Yx6wuZRf3b88/bnd1g75sHFlw7qjUVpbR9oW8lxa3KSYIUch24Kr4/yRaq?= =?utf-8?q?mbpyWZX2THjZlal+Iyeyyl/l3DXI9ambIhPABO6Wo0VOkxj1UOeW7+0anjpqSlIsi?= =?utf-8?q?gsiHCtnORp7MilC7SjKYOPnP+fbxzPPdoPwOj0MNxqzml8ibnVIPUOzwojtxzV5lv?= =?utf-8?q?4F7+S7GvOMJRu6yehN00CNMH2wqn2Oy77H9N0mqA9+CAkUopOtSYDpuQLo24lMyOR?= =?utf-8?q?rVcytPB1Om1xBNqMnAyCT6emM1NuF8gRZUijVYcy/Y+PG+AuDmKnW1QREpWiq/FWW?= =?utf-8?q?qpalFOuU4hCoZhC/SlK5B73eX3w9J4GypWVXMpmUBH2Hu6VVm/oaM+SEC48H7oXA?= =?utf-8?q?=3D?= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM0PR08MB3315.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(366016)(376014)(921020); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8279 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:208:5c::16]; domain=AM0PR08MB3315.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS1EPF00000049.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 22075fad-1163-4046-218e-08dd7134ab1e X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|376014|35042699022|14060799003|36860700013|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?q?BP7yzLg/qLA7YyBLZXT1TejkzqucOgc?= =?utf-8?q?HzjNgFxg4o7n7V7wLp2ljy6Y++1DFbJoa1AK+8MAY/XUThRORsf4kiObidzDbktbH?= =?utf-8?q?Ohk+K8/BFBY6SIDIhhf8duGegfF6F0AEjNpW7Sd/zNphHdJzmhpXasCPnOsWn0syo?= =?utf-8?q?2TR5aQ7lmtkgs0F8ekA/jXjfRaR3su+RUy3v4f11ju260Dhbjy58UQHYIMqUBUj9X?= =?utf-8?q?/WZiFTw5S/lCZBFdRTk4H/c0AXK4wNlYEel4++UOsSvur+LLfeelf3X/vfeX8uuSl?= =?utf-8?q?OvwEF2uaDYZ5v4sYOFranWUK0yLg//ufkLYB/Pd2xb2GDhjbi594YqXt8x8fF4DAN?= =?utf-8?q?HQKZmXrtb1HFvhoCvihryZp8xTRaJVDoC7+8j8pu7ars3Zgwc0Qd8WfQ6nfpNwozh?= =?utf-8?q?fzAu2t0RPWspTdH/NpqJsIj9j4CROL3Svga3gFc73mu/Kj8VC+y1DCZvvF3tPgOMb?= =?utf-8?q?I/wV1V7AxlMiyTsBUhD9BKWogAQEbrlWUSk3zVp9YC7pPm6h/JGxCdxnrHhPGA2cp?= =?utf-8?q?EOaD3UNaJOlgEo/Wumg8IUWU/9OVPB1fzUW4QoRCOLl8xkK7C8LbYPybBwe/bX7i2?= =?utf-8?q?lH0htXoSOJO4k46A0fl2EEqxjP0FuZDlKZM9x1/rCM2JiudIsmI9WJ8dVNTGXtnUl?= =?utf-8?q?7SOP2PWNlhVOIOp0Wv66ZwY3NaOffjoaDgvPqpj/ANkva+d9EfkE+aSkp2s1s2opp?= =?utf-8?q?PeAF1DDhdwmxTagtt4EBGqnBff0b36aq5qkn//e8xWdJaP5yn6QfYwz9wkD1/SSxi?= =?utf-8?q?g6o8gbfnVu5a+T9BdWH5VI3Pz4KwOr59FcbiE4Pe/OTrThbYfzqOoxhAnPQ5g6Dkf?= =?utf-8?q?Rvqsr+i4KQkxbA/YU8s+lc0aCGL/IzHeOCepL1ozoACqrJ7KcMYJMTy3ynZI8LL1B?= =?utf-8?q?BEBhVoaT6HWoGepXdzwgeG2Qxhsj9YJuvCbq8pTUlFDphn3sOG3/QhoPU+vFyPqzX?= =?utf-8?q?knNiR5Rm3C26G5HWCGTWvBq/4jRekvQoG7WwvnepJ9bRgs8H1CFk53WFI+NUWsAFu?= =?utf-8?q?wFFRo/kBjVLXFK3clL3wIcfcsKxz/IspHhGoD6HnOdcZpEHfSDNqsLyp2z5FqX+p9?= =?utf-8?q?tElQco70D4truB5Oo719SKZuVt8guAj2Fv75ahZnOjXodm19eeFhjHIL+9cawQXzZ?= =?utf-8?q?vHIuvuzEfBkfhSBbwtrIAoWkhYfRrBRspQYAPkiC5VVVjE5p8zOW3qC2PoXT1O/qc?= =?utf-8?q?N1dzmehVaHzh8Voi/r3IfD+IwdDJFhMdxsanUn+bPKXMy+E1EUxYMUlVo5ZE0c6/P?= =?utf-8?q?FsbkZWu19eQ2x9MB7UxNlLmUMBGx9GubHHalzwcXgWDwXJev/04mZaPiwCjjmT6d8?= =?utf-8?q?GUg/9vSmxhEHt+H9eEzBS6wzTFKOh198Cx2cQ/YXIVNhzxgHlQscDHgq5yQyQyGS1?= =?utf-8?q?KnZcOEi0jm5QK0Eg94hofRkQWgZ0FTny5M10+clLfRa+ZFg0rbVvExe5HSQYa3Bmp?= =?utf-8?q?nD5R7IX0aK0lwlP+1NlpCql4Qi/Hntkg=3D=3D?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:64aa7808-outbound-1.mta.getcheckrecipient.com; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(376014)(35042699022)(14060799003)(36860700013)(921020); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Apr 2025 15:48:46.7135 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 43d15991-82d6-42d8-6e96-08dd7134b05f X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000049.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB8647 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This change adds the IOCTL to query data about the performance counter setup. Some of this data was available via previous DEV_QUERY calls, for instance for GPU info, but exposing it via PERF_INFO minimizes the overhead of creating a single session to just the one aggregate IOCTL. Signed-off-by: Lukas Zapolskas Reviewed-by: Adrián Larumbe --- drivers/gpu/drm/panthor/Makefile | 1 + drivers/gpu/drm/panthor/panthor_device.c | 5 +++ drivers/gpu/drm/panthor/panthor_device.h | 3 ++ drivers/gpu/drm/panthor/panthor_drv.c | 10 ++++- drivers/gpu/drm/panthor/panthor_fw.h | 3 ++ drivers/gpu/drm/panthor/panthor_perf.c | 55 ++++++++++++++++++++++++ drivers/gpu/drm/panthor/panthor_perf.h | 15 +++++++ include/uapi/drm/panthor_drm.h | 1 + 8 files changed, 92 insertions(+), 1 deletion(-) create mode 100644 drivers/gpu/drm/panthor/panthor_perf.c create mode 100644 drivers/gpu/drm/panthor/panthor_perf.h diff --git a/drivers/gpu/drm/panthor/Makefile b/drivers/gpu/drm/panthor/Makefile index 15294719b09c..0df9947f3575 100644 --- a/drivers/gpu/drm/panthor/Makefile +++ b/drivers/gpu/drm/panthor/Makefile @@ -9,6 +9,7 @@ panthor-y := \ panthor_gpu.o \ panthor_heap.o \ panthor_mmu.o \ + panthor_perf.o \ panthor_sched.o obj-$(CONFIG_DRM_PANTHOR) += panthor.o diff --git a/drivers/gpu/drm/panthor/panthor_device.c b/drivers/gpu/drm/panthor/panthor_device.c index a9da1d1eeb70..76b4cf3dc391 100644 --- a/drivers/gpu/drm/panthor/panthor_device.c +++ b/drivers/gpu/drm/panthor/panthor_device.c @@ -19,6 +19,7 @@ #include "panthor_fw.h" #include "panthor_gpu.h" #include "panthor_mmu.h" +#include "panthor_perf.h" #include "panthor_regs.h" #include "panthor_sched.h" @@ -259,6 +260,10 @@ int panthor_device_init(struct panthor_device *ptdev) if (ret) goto err_unplug_fw; + ret = panthor_perf_init(ptdev); + if (ret) + goto err_unplug_fw; + /* ~3 frames */ pm_runtime_set_autosuspend_delay(ptdev->base.dev, 50); pm_runtime_use_autosuspend(ptdev->base.dev); diff --git a/drivers/gpu/drm/panthor/panthor_device.h b/drivers/gpu/drm/panthor/panthor_device.h index da6574021664..657ccc39568c 100644 --- a/drivers/gpu/drm/panthor/panthor_device.h +++ b/drivers/gpu/drm/panthor/panthor_device.h @@ -120,6 +120,9 @@ struct panthor_device { /** @csif_info: Command stream interface information. */ struct drm_panthor_csif_info csif_info; + /** @perf_info: Performance counter interface information. */ + struct drm_panthor_perf_info perf_info; + /** @gpu: GPU management data. */ struct panthor_gpu *gpu; diff --git a/drivers/gpu/drm/panthor/panthor_drv.c b/drivers/gpu/drm/panthor/panthor_drv.c index 06fe46e32073..9d2b716cca45 100644 --- a/drivers/gpu/drm/panthor/panthor_drv.c +++ b/drivers/gpu/drm/panthor/panthor_drv.c @@ -175,7 +175,8 @@ panthor_get_uobj_array(const struct drm_panthor_obj_array *in, u32 min_stride, PANTHOR_UOBJ_DECL(struct drm_panthor_sync_op, timeline_value), \ PANTHOR_UOBJ_DECL(struct drm_panthor_queue_submit, syncs), \ PANTHOR_UOBJ_DECL(struct drm_panthor_queue_create, ringbuf_size), \ - PANTHOR_UOBJ_DECL(struct drm_panthor_vm_bind_op, syncs)) + PANTHOR_UOBJ_DECL(struct drm_panthor_vm_bind_op, syncs), \ + PANTHOR_UOBJ_DECL(struct drm_panthor_perf_info, shader_blocks)) /** * PANTHOR_UOBJ_SET() - Copy a kernel object to a user object. @@ -835,6 +836,10 @@ static int panthor_ioctl_dev_query(struct drm_device *ddev, void *data, struct d args->size = sizeof(priorities_info); return 0; + case DRM_PANTHOR_DEV_QUERY_PERF_INFO: + args->size = sizeof(ptdev->perf_info); + return 0; + default: return -EINVAL; } @@ -859,6 +864,9 @@ static int panthor_ioctl_dev_query(struct drm_device *ddev, void *data, struct d panthor_query_group_priorities_info(file, &priorities_info); return PANTHOR_UOBJ_SET(args->pointer, args->size, priorities_info); + case DRM_PANTHOR_DEV_QUERY_PERF_INFO: + return PANTHOR_UOBJ_SET(args->pointer, args->size, ptdev->perf_info); + default: return -EINVAL; } diff --git a/drivers/gpu/drm/panthor/panthor_fw.h b/drivers/gpu/drm/panthor/panthor_fw.h index 6598d96c6d2a..8bcb933fa790 100644 --- a/drivers/gpu/drm/panthor/panthor_fw.h +++ b/drivers/gpu/drm/panthor/panthor_fw.h @@ -197,8 +197,11 @@ struct panthor_fw_global_control_iface { u32 output_va; u32 group_num; u32 group_stride; +#define GLB_PERFCNT_FW_SIZE(x) ((((x) >> 16) << 8)) u32 perfcnt_size; u32 instr_features; +#define PERFCNT_FEATURES_MD_SIZE(x) (((x) & GENMASK(3, 0)) << 8) + u32 perfcnt_features; }; struct panthor_fw_global_input_iface { diff --git a/drivers/gpu/drm/panthor/panthor_perf.c b/drivers/gpu/drm/panthor/panthor_perf.c new file mode 100644 index 000000000000..b0a6f3fca8a9 --- /dev/null +++ b/drivers/gpu/drm/panthor/panthor_perf.c @@ -0,0 +1,55 @@ +// SPDX-License-Identifier: GPL-2.0 or MIT +/* Copyright 2023 Collabora Ltd */ +/* Copyright 2025 Arm ltd. */ + +#include +#include + +#include "panthor_device.h" +#include "panthor_fw.h" +#include "panthor_perf.h" + +/** + * PANTHOR_PERF_COUNTERS_PER_BLOCK - On CSF architectures pre-11.x, the number of counters + * per block was hardcoded to be 64. Arch 11.0 onwards supports the PRFCNT_FEATURES GPU register, + * which indicates the same information. + */ +#define PANTHOR_PERF_COUNTERS_PER_BLOCK (64) + +static void panthor_perf_info_init(struct panthor_device *ptdev) +{ + struct panthor_fw_global_iface *glb_iface = panthor_fw_get_glb_iface(ptdev); + struct drm_panthor_perf_info *const perf_info = &ptdev->perf_info; + + if (PERFCNT_FEATURES_MD_SIZE(glb_iface->control->perfcnt_features)) + perf_info->flags |= DRM_PANTHOR_PERF_BLOCK_STATES_SUPPORT; + + perf_info->counters_per_block = PANTHOR_PERF_COUNTERS_PER_BLOCK; + + perf_info->sample_header_size = sizeof(struct drm_panthor_perf_sample_header); + perf_info->block_header_size = sizeof(struct drm_panthor_perf_block_header); + + if (GLB_PERFCNT_FW_SIZE(glb_iface->control->perfcnt_size)) + perf_info->fw_blocks = 1; + + perf_info->cshw_blocks = 1; + perf_info->tiler_blocks = 1; + perf_info->memsys_blocks = DRM_PANTHOR_L2_SLICES(ptdev->gpu_info.mem_features); + perf_info->shader_blocks = hweight64(ptdev->gpu_info.shader_present); +} + +/** + * panthor_perf_init - Initialize the performance counter subsystem. + * @ptdev: Panthor device + * + * Return: 0 on success, negative error code on failure. + */ +int panthor_perf_init(struct panthor_device *ptdev) +{ + if (!ptdev) + return -EINVAL; + + panthor_perf_info_init(ptdev); + + return 0; +} diff --git a/drivers/gpu/drm/panthor/panthor_perf.h b/drivers/gpu/drm/panthor/panthor_perf.h new file mode 100644 index 000000000000..3c32c24c164c --- /dev/null +++ b/drivers/gpu/drm/panthor/panthor_perf.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 or MIT */ +/* Copyright 2025 Collabora Ltd */ +/* Copyright 2025 Arm ltd. */ + +#ifndef __PANTHOR_PERF_H__ +#define __PANTHOR_PERF_H__ + +#include + +struct panthor_device; + +int panthor_perf_init(struct panthor_device *ptdev); + +#endif /* __PANTHOR_PERF_H__ */ + diff --git a/include/uapi/drm/panthor_drm.h b/include/uapi/drm/panthor_drm.h index c63cbdddde76..4d352008dffa 100644 --- a/include/uapi/drm/panthor_drm.h +++ b/include/uapi/drm/panthor_drm.h @@ -270,6 +270,7 @@ struct drm_panthor_gpu_info { /** @mem_features: Memory features. */ __u32 mem_features; +#define DRM_PANTHOR_L2_SLICES(x) ((((x) >> 8) & 0xf) + 1) /** @mmu_features: MMU features. */ __u32 mmu_features; From patchwork Tue Apr 1 15:48:18 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lukas Zapolskas X-Patchwork-Id: 14035059 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 04826C36018 for ; Tue, 1 Apr 2025 15:49:05 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 4EA3310E603; Tue, 1 Apr 2025 15:49:04 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.b="LEFBTRoK"; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="LEFBTRoK"; dkim-atps=neutral Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03on2049.outbound.protection.outlook.com [40.107.105.49]) by gabe.freedesktop.org (Postfix) with ESMTPS id 8098610E601 for ; Tue, 1 Apr 2025 15:49:02 +0000 (UTC) ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=SZWCGsE1D6KtBaEkZL5xmhmzbNEwzu+ZQkvwTdYLwPxTUrwAcn1UMHAVLrAa5IbJYFmB/hgnJNjkCT+aCbM1HTQdRsTv3Ac4TUFbFQ7i7NvxD5SgOz/bSoOKKlW3OQ+7g4JW9IlLqS1boDYhG5j/BJwDFLuFrDM+3MmlQTPWWx1acvRvmwMHT3SqblJAElmrYE8JQWF9fi7yu7U2AGyoE6CsXxWYHPEuh6KqCQalPrfAA7g2Vht1o3t0hXMNNwW3qek/GSRs1tI5SLWvGHVEChG2uVpEQfv5Qb7wMh2o8t8mbAY8px9RSdTWJVRJ9FtXBK3e8vNghKBkGlyY7FN0QQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=PsrSlE0RqRhNatSH9PeOhP26l7gL422INcqlFJXpfVQ=; b=XSClfnWO/rByDtGbEbL3mBRzfV98FcMLfmQQNFoZb5yfn7U6OxpOo3dMYzcHcFJMDzJxpXBgyPNOWXUskn8TR8ftfkxxKJtvUHN+MRB4IkgciARScL23BsYuQdbnxey/rV6SrMxNkZ71GL2Do8jr8pVNlsuDTrIZ3CunxtaauDCCl+Wu1LnEOGhUkYvh/q9R9mOONg9BbDGVQrWZblqX6pr/dJlthuznhjLnuIslxgwHbZ/U/iP6buEjKrJtHmfpS8fu7nxUr7cF6Z+cHWy4aXakx6FELRxfU2JLurb73E9ZWFRQOFszb/jxb3HwgD3l+sPE5wsB4PPohxyGufwyrg== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PsrSlE0RqRhNatSH9PeOhP26l7gL422INcqlFJXpfVQ=; b=LEFBTRoKe4aIML4F9vw8qQ7+DiS0eJjCvj7YRZ5att2d24TKSk016jOOXoVyOTbUfRzDaaOiUsA0YVrOkoVvN37a+WYyQeorB9A/Quyr6C4EUeryV/qx6mq3s+F7it4MBPD+JjtxlHX9k3Pm8YX4gwcpo/0FbzC5ScCE7hVF0Eo= Received: from DU6P191CA0058.EURP191.PROD.OUTLOOK.COM (2603:10a6:10:53e::29) by DU0PR08MB9371.eurprd08.prod.outlook.com (2603:10a6:10:421::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.54; Tue, 1 Apr 2025 15:48:55 +0000 Received: from DU2PEPF0001E9C5.eurprd03.prod.outlook.com (2603:10a6:10:53e:cafe::1c) by DU6P191CA0058.outlook.office365.com (2603:10a6:10:53e::29) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8534.54 via Frontend Transport; Tue, 1 Apr 2025 15:48:55 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DU2PEPF0001E9C5.mail.protection.outlook.com (10.167.8.74) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8606.22 via Frontend Transport; Tue, 1 Apr 2025 15:48:54 +0000 Received: ("Tessian outbound 850a7d29d40b:v604"); Tue, 01 Apr 2025 15:48:54 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 83949acd2e2dcaaa X-TessianGatewayMetadata: rfQJ/Gaud4ugcxZyXp+QDj0MytGyn36N+5BjuUKERINkjFOQ8zzPzcQ4fBM2zs8AX/ajOfPJLpPGd81oOENp1svXjsTtHWqLl0xtG2sFdvdlRcN70ldKF8f3cjLKvoPsa5LIx2DpKiJpkzMVwX6UkA+bhm99tf3lOOF15e0FvkhHJgOjXezZEzNsPVnBjN+jV8XZ7GpMeF680dMPYQJ4vA== X-CR-MTA-TID: 64aa7808 Received: from Ld0ef08db9166.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 5A01BB6B-016A-4F12-95BB-49E0B76FC9FA.1; Tue, 01 Apr 2025 15:48:43 +0000 Received: from EUR03-AM7-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id Ld0ef08db9166.2 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Tue, 01 Apr 2025 15:48:43 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=lza470LosDgCpCWP1rvHvaEL1Bm4ZogG2ru9yfsZ1VRStntac+l7Sy3nLptPwazVOGwolDsNDvQyvMww7TpEWcNp+ypAVer2Fd9IBfuTV3ITonwruKQXy/Lj0/oDEzU4+mBmH5owrpU3ChtAtfDwqjSarxER+oQQRKCe40jhEjCS8miCpou4jOWPnO8pIP79rbwxyfy0H2ffG342tEKC1VCTjnoETyhcwiFcSIpw8K0BpoSZ+vKS95WMZcxHuqAgVxuIvOuNKbeH9M0yAhIvSo2RbCL/S2ZBCk/yQyYKbZKnw3IYy655ZywUUY1wB56w1eYhN1CxLS7GgO5xL+VnlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=PsrSlE0RqRhNatSH9PeOhP26l7gL422INcqlFJXpfVQ=; b=H/VXOnQ2YAVF/dEYglPY7ZdGFNd33SVxlO1FVHV1j6eiKDZDdwuR9QA/KS0t5XmXL0oyGtQ3VNBbt3FD71UtzJEd5bXfNER2MySmQgPkj7yYGrkB+c36RVGJOT+A48kZsdFoAd91p1HXiG+LENfsxztd/27fqXxZef+BsgpNKsV6Oa4Xh+xqwe3YraPgUBDPxqgDqYzUSIRo98WSYYXcqBGFLwy9dUv0kJiaDI8Q5t3rLLy5DPOin4HV3wsM5SOoj8x+XVr2uzsZrs9t6dAqS/9rHWhrVwfvfS0pqdm5x/iUJT89xcoqZ6qPKOAPQiaF8jH6gSdsY/+VYQY1cUwJew== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PsrSlE0RqRhNatSH9PeOhP26l7gL422INcqlFJXpfVQ=; b=LEFBTRoKe4aIML4F9vw8qQ7+DiS0eJjCvj7YRZ5att2d24TKSk016jOOXoVyOTbUfRzDaaOiUsA0YVrOkoVvN37a+WYyQeorB9A/Quyr6C4EUeryV/qx6mq3s+F7it4MBPD+JjtxlHX9k3Pm8YX4gwcpo/0FbzC5ScCE7hVF0Eo= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) by DU0PR08MB8279.eurprd08.prod.outlook.com (2603:10a6:10:40d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:48:41 +0000 Received: from AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc]) by AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc%6]) with mapi id 15.20.8534.048; Tue, 1 Apr 2025 15:48:41 +0000 From: Lukas Zapolskas To: Boris Brezillon , Steven Price , Liviu Dudau , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: =?utf-8?q?Adri=C3=A1n_Larumbe?= , Lukas Zapolskas Subject: [PATCH v3 3/7] drm/panthor: Add panthor perf initialization and termination Date: Tue, 1 Apr 2025 16:48:18 +0100 Message-Id: X-Mailer: git-send-email 2.33.0.dirty In-Reply-To: References: X-ClientProxiedBy: LO2P265CA0136.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:9f::28) To AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AM0PR08MB3315:EE_|DU0PR08MB8279:EE_|DU2PEPF0001E9C5:EE_|DU0PR08MB9371:EE_ X-MS-Office365-Filtering-Correlation-Id: 79ea563b-4b83-47e1-8f93-08dd7134b52d X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|366016|376014|921020; X-Microsoft-Antispam-Message-Info-Original: x07Ldoz5JTaEzlT1VGNG27ynOJQMfMCwG1v6+9oaWjGBWinotKq1wgujzzjHKgDYrinGamGkBsnNTqCSjk3+9w1riOz/Yfa24iwCXEaCIc0+I/+ak2EYBUGAoWOr4Wu4PHGRLG23bE7ABB1wKY/VkAr5vXhGJomnUZxPyPZGtIHLzhrdZ4UCIQsPI/gfTguOO64qAkwpR/ssD6Z+iFiGqP5sJkBd3u2wi3vn+xhWLZCjixqtXl2jFMAj4aRqiYEYe8B3Xas0HFs7AOppuh8PrwFgytmRNgs7s6ydbv1F9aDjyZ4b9WyYnNQxolz5gUXFi6Ru7XHSIiKs+xig9doouYXg6FtmQRqMcB1R8U2bNgkihFtgjqnEJT9ndikZ29I6G6xIfzZ3WiM2wq+oUs6xHDpGeWraHPOpnoTRIdGy9XOdoH8Dt0TTJUt+zozjijUpfAzFytIHG7L2UTvUec25PNbnldvlpSLQvH/d4J3fLqlpo5B8zqU60VaEUDNct5AsbX/Z7bbmtiynTBIhPV+J/PQ+E7dlgLf7p36OKXW8AjVfcBuPkQuIUuhAKT5FrE7ztFg4Uly1mlNRA7zjneZucKEGnTlURytp4RVbX4rdM69+bVcgOAyi5rVQ/HihH6w9Ya+5ZuOwFTLiEBidd//HMDERUv09ihkRTb0CyRBcLCgwfws3DvibgmolX7FMCXPAMChuz9mTSaLGIDW2dMQVjqzR1dOixJWEpCfjwRxr/d7WgQpwJaIo68jiJz9mo3D87eoXnQ5qJJhx+37O/IsP27UwyTONzUAuDbHhULh0LNnAHCa3JduRuuEKeJwK/FilqyqMjAxCGm/DMrKAV+jpyD0WgZef7wfdgiK0eV/03dw1YKhTLvRCTmhOSWy4dPxJWN8sAmwTz/qN7jrXsjjZt1pj6iCLgvRKv8vghKpcAYA/k+T3DE/VYKjg7tmHSeVYeFQEG7BEQjswv6WZKRRo6natL0wTK97mutRQTbnAioVM5Kplh+rfe9I05gF5iepAV8uLm2vNOaXUqAR8RVSAPG9CFdD3fCnIYrEBvrQaRgelSRKVkV9L01zDWuVgDefHDSY71mMFWDBNYdSedyrc0A3SxqIbYrnYhud7bf61GTuTXEGLM6bumcz8pqnA+VJkeo9DlJTveg6VZfuT22vIIT15bk2eOutSK+Jo5uBJh+u+LDXbbEDPjWZigBd1TE5AFOk5fePz1s/Irk4vSc/OOptA6SZVwppMySg9+HHFFmx5otY/jhI6ptcsQ0YTWSJnvItKs5lD+PCrJxKQ6+eELxGf84UuPliS+sP5dcbGXWhACpXwmaZHEjyb5LGt2OtFYrWQhiqBhhQLpCEWLIdZLX1bD+e0hw37++aV9h8jNLCMHqI2vxIHXwGMKUrhMubIEPhWOd0vRotW3R4luoxoi307ypSTASrl3I6oNpFdfMo= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM0PR08MB3315.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(366016)(376014)(921020); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8279 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:208:5c::16]; domain=AM0PR08MB3315.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: DU2PEPF0001E9C5.eurprd03.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 4e8c7f37-02f1-421c-9781-08dd7134ad49 X-Microsoft-Antispam: BCL:0; ARA:13230040|35042699022|1800799024|36860700013|82310400026|14060799003|376014|921020; X-Microsoft-Antispam-Message-Info: kJQ1Yvmal602idvrbgYGTVxZX4DzLB1xwpHDPAi44AqIvTApdA3HS2TDijtrbe/bT54QLG8MDOi0LO1AMyb4407U5JDAL2WlvYoH1Y5VwiFzlNsxW6FCzXTFQL6EIE0iEdBCjb30XvwjafErcZUVsJCbH33n+SkxT5PMoEp8kTfKzveaCYLMkR0A6lRh4ZTwduPAoIoQHI0AxYkSZYk0LrwKhuwLthNajXXT4ugZ8+aktxmLPEDMKHfJwoNT61CjwasQQfC4eyvHq0Vffqfd+vMSPL78KaLH1a4QTT5kzC4i3yL4t61QWA9g/GmXnBcBI7Q2nqmmdMNUc0gW14hEOApmvr2yciqv6EoQnmOmae6ywYgAg4UjqNKFG+y4qUCzbagx4hSbxuLVpBs0q+/KOwlxRxgGD0h1WJP6Kcs9KUiworf0A/yh4SVuoVAkY8BHC8kMBYEfsartu2O3ctHwwbou0RmeBgd5ja9SBVhB0VzLcK/5U9TDdZRXB7deH+0qdVS/sosYYjawVI14v8RPuLv324Uyq5JNouq8Q3Y4C58Aknq5gcewX2lz7oHr3ArHvQBLoa6W0Z73CJTDyUOYaQamNi+cAXpG5N0y5CUQm4Rg4JtE88k9rEgAFs1uhjawYq1+zOkiMH+iBoSE8X7Igv/Dc7KEGYvWxERY5l/KwnacwBdrHPj67flJEbVUuESax+Sn+Fu91kpipxm97WmR5qXmHpyT41YO68+XhO9qew0i2taGoV4I+z/L0IADhG+eSBYcYjSRQpiLiMejMUZ9QzAkjipJ3CbVNzLXPl8l87w4HPjIxxUYidn4LElTEnrfesuVRd2L6mkJnGkd0hCqRX05thNUZNN1h1J6kofd6mj5i0ZatSsPRcyWbYI9yPpLqMYvpPIloESAUfCIZkQugxXETG5EciHigvVwM92HVHuIoj88EnB+AhHkDo9eY2BsvN2hZYhMu6iyYixbsygAAS4fc9RHhoVI74b2Lftcfmz8DeeccjRDQuXb9M8PUCUXm3R2E5VV7tfFNxUqrArwMbw7sZEqbW9Hh06IibNt7813a71BTFP2W8e+uF1un68MQ6mag3MDsVmLqLFviHBRjVsnH8+BJXu6vO0XFYysMO+U7CNz4LYe57fwWg1tkIY8rtR2nglLe1EiHxukZlEa2FF6KSYriDbSXKV18/0Zwug5p4CQsjKXXYlVgDLTwVXlG7x6h/uJhMbEjmrs7HRUKz8oR2vUj8Iqjd/Hb0gSAxsXFpdYrsH0DjDa2wFYWGyIHWJONTcMNKMAbF9CWUOYa5ROCFGDdP9n3NpPDMhz8t94ti101b/bKMSwMdZbQFiKkzCkMAVx197jOHK4q9crhETDR8Kx9UeV323/RiKAeMSGM87XHs/H+BIJ5T2rnp40fwc404OOfrSFV6Ur48FZkzoqryyJoEi6ERC86aW3bvkU78t5ZHIqt8+aY+mC7qMgqmQk3EGlsF8k9kXvNO3/vOJ1Wz5cTtVzdkHFrZAev34= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:64aa7808-outbound-1.mta.getcheckrecipient.com; CAT:NONE; SFS:(13230040)(35042699022)(1800799024)(36860700013)(82310400026)(14060799003)(376014)(921020); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Apr 2025 15:48:54.8222 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 79ea563b-4b83-47e1-8f93-08dd7134b52d X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF0001E9C5.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB9371 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Added the panthor_perf system initialization and unplug code to allow for the handling of userspace sessions to be added in follow-up patches. Signed-off-by: Lukas Zapolskas --- drivers/gpu/drm/panthor/panthor_device.c | 2 + drivers/gpu/drm/panthor/panthor_device.h | 5 +- drivers/gpu/drm/panthor/panthor_perf.c | 62 +++++++++++++++++++++++- drivers/gpu/drm/panthor/panthor_perf.h | 1 + 4 files changed, 68 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/panthor/panthor_device.c b/drivers/gpu/drm/panthor/panthor_device.c index 76b4cf3dc391..7ac985d44655 100644 --- a/drivers/gpu/drm/panthor/panthor_device.c +++ b/drivers/gpu/drm/panthor/panthor_device.c @@ -98,6 +98,7 @@ void panthor_device_unplug(struct panthor_device *ptdev) /* Now, try to cleanly shutdown the GPU before the device resources * get reclaimed. */ + panthor_perf_unplug(ptdev); panthor_sched_unplug(ptdev); panthor_fw_unplug(ptdev); panthor_mmu_unplug(ptdev); @@ -277,6 +278,7 @@ int panthor_device_init(struct panthor_device *ptdev) err_disable_autosuspend: pm_runtime_dont_use_autosuspend(ptdev->base.dev); + panthor_perf_unplug(ptdev); panthor_sched_unplug(ptdev); err_unplug_fw: diff --git a/drivers/gpu/drm/panthor/panthor_device.h b/drivers/gpu/drm/panthor/panthor_device.h index 657ccc39568c..818c4d96d448 100644 --- a/drivers/gpu/drm/panthor/panthor_device.h +++ b/drivers/gpu/drm/panthor/panthor_device.h @@ -27,7 +27,7 @@ struct panthor_heap_pool; struct panthor_job; struct panthor_mmu; struct panthor_fw; -struct panthor_perfcnt; +struct panthor_perf; struct panthor_vm; struct panthor_vm_pool; @@ -138,6 +138,9 @@ struct panthor_device { /** @devfreq: Device frequency scaling management data. */ struct panthor_devfreq *devfreq; + /** @perf: Performance counter management data. */ + struct panthor_perf *perf; + /** @unplug: Device unplug related fields. */ struct { /** @lock: Lock used to serialize unplug operations. */ diff --git a/drivers/gpu/drm/panthor/panthor_perf.c b/drivers/gpu/drm/panthor/panthor_perf.c index b0a6f3fca8a9..7c59c8642b7c 100644 --- a/drivers/gpu/drm/panthor/panthor_perf.c +++ b/drivers/gpu/drm/panthor/panthor_perf.c @@ -9,6 +9,19 @@ #include "panthor_fw.h" #include "panthor_perf.h" +struct panthor_perf { + /** @next_session: The ID of the next session. */ + u32 next_session; + + /** @session_range: The number of sessions supported at a time. */ + struct xa_limit session_range; + + /** + * @sessions: Global map of sessions, accessed by their ID. + */ + struct xarray sessions; +}; + /** * PANTHOR_PERF_COUNTERS_PER_BLOCK - On CSF architectures pre-11.x, the number of counters * per block was hardcoded to be 64. Arch 11.0 onwards supports the PRFCNT_FEATURES GPU register, @@ -42,14 +55,61 @@ static void panthor_perf_info_init(struct panthor_device *ptdev) * panthor_perf_init - Initialize the performance counter subsystem. * @ptdev: Panthor device * + * The performance counters require the FW interface to be available to setup the + * sampling ringbuffers, so this must be called only after FW is initialized. + * * Return: 0 on success, negative error code on failure. */ int panthor_perf_init(struct panthor_device *ptdev) { + struct panthor_perf *perf __free(kfree) = NULL; + int ret = 0; + if (!ptdev) return -EINVAL; panthor_perf_info_init(ptdev); - return 0; + perf = kzalloc(sizeof(*perf), GFP_KERNEL); + if (ZERO_OR_NULL_PTR(perf)) + return -ENOMEM; + + xa_init_flags(&perf->sessions, XA_FLAGS_ALLOC); + + perf->session_range = (struct xa_limit) { + .min = 0, + .max = 1, + }; + + drm_info(&ptdev->base, "Performance counter subsystem initialized"); + + ptdev->perf = no_free_ptr(perf); + + return ret; +} + +/** + * panthor_perf_unplug - Terminate the performance counter subsystem. + * @ptdev: Panthor device. + * + * This function will terminate the performance counter control structures and any remaining + * sessions, after waiting for any pending interrupts. + */ +void panthor_perf_unplug(struct panthor_device *ptdev) +{ + struct panthor_perf *perf = ptdev->perf; + + if (!perf) + return; + + if (!xa_empty(&perf->sessions)) { + drm_err(&ptdev->base, + "Performance counter sessions active when unplugging the driver!"); + } + + xa_destroy(&perf->sessions); + + kfree(ptdev->perf); + + ptdev->perf = NULL; } diff --git a/drivers/gpu/drm/panthor/panthor_perf.h b/drivers/gpu/drm/panthor/panthor_perf.h index 3c32c24c164c..e4805727b9e7 100644 --- a/drivers/gpu/drm/panthor/panthor_perf.h +++ b/drivers/gpu/drm/panthor/panthor_perf.h @@ -10,6 +10,7 @@ struct panthor_device; int panthor_perf_init(struct panthor_device *ptdev); +void panthor_perf_unplug(struct panthor_device *ptdev); #endif /* __PANTHOR_PERF_H__ */ From patchwork Tue Apr 1 15:48:19 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lukas Zapolskas X-Patchwork-Id: 14035061 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id EFE0DC36014 for ; Tue, 1 Apr 2025 15:49:05 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 3E8D810E606; Tue, 1 Apr 2025 15:49:05 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.b="OnZAAlld"; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="OnZAAlld"; dkim-atps=neutral Received: from EUR03-DBA-obe.outbound.protection.outlook.com (mail-dbaeur03on2043.outbound.protection.outlook.com [40.107.104.43]) by gabe.freedesktop.org (Postfix) with ESMTPS id A86CC10E603 for ; Tue, 1 Apr 2025 15:49:03 +0000 (UTC) ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=xIQd4igO0PKC8lEiIOinUIhyCHXpgH09I+mzvCrwPAyFzb2YNfX+yqyEMoRC+l5bSOTDHgO+4El6wt6RwpXtjoqrjC3Nemrgg3lyOsnViQj4Sy8r+eo62txhNEYf3gNS3MVeKe88S5RIdYS0BICFO6LD0pn6CyQ1iKLH0fzqEsFhTXUbiLzngoflo0TC33Ps7J8yzMk/WP78mBotNbJOPCQ57w8RP71KYSc3tsQ0Rgcaz0+0OVu4VmORQMLKKsEXrwAYyuotCWxF70DrY5cEM1NXP6bau3SAPc7T1Ybx12RReQLAsNaAnMfUu7wO8pHFq7Jwqth3cijURPa8orf8LQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RvTmlLFGFBXELu+Vla4RX6T96PC61Jm/CYBH+45OSJ8=; b=Px7PjkXLLFK5DPkqzR+2ZnaxGPZJaPq8406xxG1+WRgHPz3trfQetBZjd01Ekugjkk8fXK5s9gk3nwFUkM48rjPO4cK/t8tRyv70TkxdmHLSenlZhYirfep4FSxph04BzinwHsNogGFCucCYW71AVcZaeVxq5bYWnSSlycxwHG7n4G48rMY9SL+9K4ENi7Ni9xjH9peSYhqCJvkv9yHymI63+JefGJ51WDiYokHqSL0UqcKzKQR5SlZSTguyJMXsQAfoicWbBGy/dMgnTywRaZt6rMSy109VRO2Y2cAJ2f2mzqdTzJP7idug70TDQKB9j2ox9Ijw0etNmVdlwFT9lg== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RvTmlLFGFBXELu+Vla4RX6T96PC61Jm/CYBH+45OSJ8=; b=OnZAAlld4PaDEkZ21jBCUrZQjfj0kwJv9A6j+NGRxw1oB0pNTigEVnzQMpbhJvm1Y4s4d3tT3+FlIFdg+NdGLD5Pc1JSnP7ZKhvlZXk6dk3CsuI3790unu902l2NJkhGKZOdun2LOZ2i2Urb4ylcwn2f11FYNCEVCZW5yd09SVA= Received: from AS9PR01CA0015.eurprd01.prod.exchangelabs.com (2603:10a6:20b:540::28) by DB5PR08MB10216.eurprd08.prod.outlook.com (2603:10a6:10:4a5::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:48:58 +0000 Received: from AMS1EPF0000004C.eurprd04.prod.outlook.com (2603:10a6:20b:540:cafe::d9) by AS9PR01CA0015.outlook.office365.com (2603:10a6:20b:540::28) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8583.39 via Frontend Transport; Tue, 1 Apr 2025 15:49:00 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS1EPF0000004C.mail.protection.outlook.com (10.167.16.137) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8606.22 via Frontend Transport; Tue, 1 Apr 2025 15:48:58 +0000 Received: ("Tessian outbound eb3c789b7dfa:v604"); Tue, 01 Apr 2025 15:48:58 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 7dd1ecdedb246179 X-TessianGatewayMetadata: vFCsPqN8ugEg4uIN2s7M04GkcpuDo58kKuxLYsoxecjnElJym7hcZgqwrBRW2jb7Xvi8x+cqg0MgEZsHZyIiEVNbmzFSxpXWsmYefZW0y3xrsXf3Je7YI5hHRFOYEIthCHALQv0Bd4bkqFGgFDqfU5WrcAe9deRF8aUOwZ/f3DNjAZjIt+LBFJjVpb0DT0JnEEIris8aC1SZ/VwqLdx77Q== X-CR-MTA-TID: 64aa7808 Received: from L44f6bdaecad9.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id A5567325-4CDA-4DC1-884E-CCA9F47B57B7.1; Tue, 01 Apr 2025 15:48:47 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L44f6bdaecad9.2 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Tue, 01 Apr 2025 15:48:47 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=g3uuO3iObpV4ajbskJjGj3eiI5BU1cgqsngr+OQwV8vDnxsS8YzMIbog9NoJa+GNlQYiuQruplmzy0L/mXY10c4sOrYh8T5Z1tuo3xiSapMmCjehiWbF2NCaCnuoAHxUoU3LI43cepKgTLexqP0IlTTo4wPK1u/2S0XLXSTpdPRx4y+3WpvoqrMh0IxIKak6NJmTxrIIURzj7yHctuvXR0oyTgn5pnwIEVTUJ/6o31twIJqt0IwJZhPQZvQHazNOaXTwgFrGpLwHVKLEow+vO7OSRONNrPqK0FRcsBTxVpjyx6f1NH5tVLyZrzge9Wiq4GNeRlYYUNfH4To7DUZGRQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RvTmlLFGFBXELu+Vla4RX6T96PC61Jm/CYBH+45OSJ8=; b=r9Qtcn1da33oRYyOsamYGf9OQSvAtoe9JohuuwBhzbzZAdmPYMz02uqW4LYV+TZh2LsqTKIeuFnxwzan/U6oP6BNEp9mj8422t7/PZY3Bsw1pRks8olkBCyN+gzc8lhBDNpRQqxaintpvB5wX84NVX6r0nHqVpmnWou/n0D2BIUwiNc1I9lWkToZUo1fCj615dAYNB6Srnsf5K9hbxiBENko1DqUqvOvxZLqbCU2JatLmYSBVx4PG6qG2PifQ6tjanxTlSVx3QxkBeQoI4dmqlQtwT/TsnOqjCWuOFzjvrsBzgwbeNXQGluMwUFJ9zkglgshpbiJxrL+jxZAQ1rFaw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RvTmlLFGFBXELu+Vla4RX6T96PC61Jm/CYBH+45OSJ8=; b=OnZAAlld4PaDEkZ21jBCUrZQjfj0kwJv9A6j+NGRxw1oB0pNTigEVnzQMpbhJvm1Y4s4d3tT3+FlIFdg+NdGLD5Pc1JSnP7ZKhvlZXk6dk3CsuI3790unu902l2NJkhGKZOdun2LOZ2i2Urb4ylcwn2f11FYNCEVCZW5yd09SVA= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) by DU0PR08MB8279.eurprd08.prod.outlook.com (2603:10a6:10:40d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:48:43 +0000 Received: from AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc]) by AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc%6]) with mapi id 15.20.8534.048; Tue, 1 Apr 2025 15:48:43 +0000 From: Lukas Zapolskas To: Boris Brezillon , Steven Price , Liviu Dudau , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: =?utf-8?q?Adri=C3=A1n_Larumbe?= , Lukas Zapolskas Subject: [PATCH v3 4/7] drm/panthor: Introduce sampling sessions to handle userspace clients Date: Tue, 1 Apr 2025 16:48:19 +0100 Message-Id: X-Mailer: git-send-email 2.33.0.dirty In-Reply-To: References: X-ClientProxiedBy: LO4P265CA0250.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:350::12) To AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AM0PR08MB3315:EE_|DU0PR08MB8279:EE_|AMS1EPF0000004C:EE_|DB5PR08MB10216:EE_ X-MS-Office365-Filtering-Correlation-Id: 3f83366e-d78a-40c3-4490-08dd7134b788 X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|366016|376014|921020; X-Microsoft-Antispam-Message-Info-Original: M711jmkWrXT8bukkSTbeg0kq4ymEQE7zaCWlmryt6R9vbVWthn64zCIuahlrm/eVjwGhOM0rrMnEFlYO21tGbuC4uasUOTF+UbC6FmyG32Jrzd2FczmUdOO667II59tiuHpmWg6h/0J7enQ6XdnGMbPhFH49al5+zjt2ErGPGu0KMiqN7drthn37wtXIdfS0R2L7LjZpSFO/tfYlDVNhfwqOF7Lr3mo/GgZKdcDax3nlZmOhUwe1zk4wOyu9zcFgdzc+hVbJC5XMUxdur2MmFbd2hjvnnz6S0wHrcaEfWgU7gaGDRyBuEyrA1wESIXweD4PvoS443XA/iQyorxPT6hssVeARmKY8Erz3jKYJwmYostB6wfesa2IxQbBgnGpaIoG3+NdVce7IHq5W7nsFUqc4rB60cOsUpHCX1NngGFNH2pax3I1krzwjSNVNQN0VO8oBf4POS37CziW9Lzd2LxXoa28RNAV9vyzVy5o2qPJGRIIZRgn3L+3e7d0dGR1z7hAylKqCNB7uNd1iWIy5h+3oMsKRjWLsKSaLNkuPfAOk/ArfgmL1rgzq7v/OqJC2laMW7qzXEeRgm5D145LW1TWclh/iPV7+GgsUjc96Rukys6PLgW3R5ZxywbQiooM+UThQDrzIPIWkt9CeOtdZ84u9bGplYjDHAOPyJvuyE60SSIIwSEWO320WMqKrOq6tLq966gZht4bPV3kEpQoe25W8Ws5WWOo4+wiSf5g1upIQPeopfElbvJ0TMZrtvDVQtVrhBOGI0khW8W+6qHKzxJtP+HmwgpY4F7B3mf1KvpZ0Jy+WH5/PyfjeAkGesODkgodbXAxaU5V6Ox0hblytnCrDrtsON8SYRQUdS/hSH70VBO+4Dsmml0A2IH5v4yNjZcmncx/bn3vE2ecMPcIgMNHsqLLn87c2ylm7wmZcTi4v5hYIEimd/aYvwyYeGVvOWwANauLrwiA/TJThLjo6sfIPy2t2s7qrbC1H1BeTVM5k0vB7TyN60x5yvtUyV2Ng1yVyZRrdhGDPFkcuwG6g9edm84i7UJIv+QxazV1tkAcbbLSH0+Ek80hYHe31QUT1d+RGez/ewo5qynCyrpWYP0tOCYLHGFBdQqfFvhRavqvtfIBQFVAvLFJmwmNx0cQknL+JoeFnwaoPdjKEg+3LgKmtEIbIIMbMGCp+aSoGpLWeRAHH6FscFy/KAgGQtkaGn31deuKOt2n5ySBx8nsQgWyUmRDOHdDtKB6B6PBHkI96M9aaE4VH8CWB+Lmq97oWE63JjeVY9ecuXITrx43tGY8o6+1LXTnIbPyRkjZFg6txPeOeHM3Mu8nnppdxlMnJVo9N2cA/cC5NfJn/vHjqnG0+l0MnowF3AQhEpSkcM7clVbZZ0KOuQb4S+NJVlBsCZkVXy2ay+ALIgnSO0Mc1odRLJnlOVOqZjVau4TzRgrM= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM0PR08MB3315.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(366016)(376014)(921020); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8279 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:208:5c::16]; domain=AM0PR08MB3315.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS1EPF0000004C.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 01a195a9-cef7-4837-7423-08dd7134ae8f X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|14060799003|376014|35042699022|1800799024|82310400026|921020; X-Microsoft-Antispam-Message-Info: P5w+mY1MlX4xpr7w882Q7qEYo8s2Ea3sjCNrnxjeKSxwPsQeRZggi/raPufljcpkYTwsxmkbrvkylCdB0LRZr97Ajl+7Xaxk3lJQn8Y+RvQXY4aZD2afcJLi0qf7CA0ueLy9+ZmHdZHvFbuBb+Ka6tLYlFD0+K0wFgVrRMI7n/j8/PCT/eE2nzlfzrE5e1bH+1QuukEWEdwp+vVOelhsS/IpczfkE8SHsOKgU65lXu7BB0UebOnbRJA13YttgtKybH0YUQujT7PYBhXwbnc4pIelYPUghP5WxHS0Ul1iWAiwBGGDb21kBioNG64VnyccRCxaiQAeCLy/wztN5fqdQVu67FcIIlpuTVnRncHG+Jqr7ol1gvh4eg83IGSvCpkx4N7nyJ0mMKOOZXK46jhtS6lok173j1JT9Oh5OtK6Tz8LeZNEMpbznpymRsr6id8/9gpATmplba+e8epljopg/8QuHQPP7rmEpV3i5YQWqhWc03vEqtvWVzrMH/iH6cu2zEra0C1uhWEpUZDi1JKVgu5PkBqM87WTFecOSvwaP18fQi2HoVyWqXTu0LEA6h7HdqGBqGJyfGIFrnNv2XBF82pUSWwo4P8arsY1SyrQ2rTp8sUTjKjUv9U3oP6Q6Naxz2VrozdXR8FYIuWZgpiI2x+rFIysk7q7+dL3FGgV8qfQe6+Nu63GtdcRqesMQzAVkSg9TxmAOcOlDozx4NIcgOAdK1vYVSXv0vUpPvPnBEllpYFpb5OHosez/QHm4XtmQyf+1tU9WomUdIg9AUE6Gmw6LTnvFITAvV0gdxOIQdksGsGmf+bbI8h44StG9zJw7jVkkWx1G+EmnEA3nFHqUAYA+e0RwBwrWsMqTMKRyD+mqy39XsFVj8tIT1M26srsLcwM9EsZQanC5z+SdRRc1pxXyGre3L+1qOa9/dKvv8xM+31F/OmLdxqmbIgKGLHa0l9qTGv/zXxSY/X+fbvb1JBjH3yfwaKe6W5UmwB0XF3kIuO0Y/e688ttmdvQBwiyYriXDBQuJ9T+cVyjPSpeezi+5jjFlOMEx8zdkPu34BG7Zq271lMkzMz7BUsx2OaycQRY+/6/D4yqNAnl1Sj+gTT5nkhsS9fFHUfiIuMfDrPezfT0Kw5SVS8ZmPghnVOAy4DoqcK9lmQokD/cfDE2hKAYPgR7j+/XfykiLugTxz+pCImGfvWBnGFycG5f8QERigWGMAut+ZZeN2n3EAP9FGc9rebMXGEqaRnT48TPUkiDkH4jS5GbC7nFSUqy6do2tHMD/Vjb+hO6jkQ+yZtA0PyO0fVdPvNo/Rud/0jMVnbFV9rfBuVgdsQYsvwtCH2KDyPCR5bsFEp5WLr7v3V0/gzI+GEkkrK/m/z5y37fqh//GVOI4Ut5l9kj4ugJdw5leVan2f9QlhSyjgiXSvHgEjvBglwQG1NfmC17JLG9NOJ2d/EumrHHslicxKmrpqLryBwyTa+DPqQKM9vhq47prq6xGCMXlhjkkn5ZNxjbfqRZ73XQ/CO54TXmasowX1rQ X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:64aa7808-outbound-1.mta.getcheckrecipient.com; CAT:NONE; SFS:(13230040)(36860700013)(14060799003)(376014)(35042699022)(1800799024)(82310400026)(921020); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Apr 2025 15:48:58.7252 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3f83366e-d78a-40c3-4490-08dd7134b788 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF0000004C.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR08MB10216 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To allow for combining the requests from multiple userspace clients, an intermediary layer between the HW/FW interfaces and userspace is created, containing the information for the counter requests and tracking of insert and extract indices. Each session starts inactive and must be explicitly activated via PERF_CONTROL.START, and explicitly stopped via PERF_CONTROL.STOP. Userspace identifies a single client with its session ID and the panthor file it is associated with. The SAMPLE and STOP commands both produce a single sample when called, and these samples can be disambiguated via the opaque user data field passed in the PERF_CONTROL uAPI. If this functionality is not desired, these fields can be kept as zero, as the kernel copies this value into the corresponding sample without attempting to interpret it. Currently, only manual sampling sessions are supported, providing samples when userspace calls PERF_CONTROL.SAMPLE, and only a single session is allowed at a time. Multiple sessions and periodic sampling will be enabled in following patches. No protection is provided against the 32-bit hardware counter overflows, so for the moment it is up to userspace to ensure that the counters are sampled at a reasonable frequency. The counter set enum is added to the uapi to clarify the restrictions on calling the interface. Signed-off-by: Lukas Zapolskas --- drivers/gpu/drm/panthor/panthor_device.h | 3 + drivers/gpu/drm/panthor/panthor_drv.c | 1 + drivers/gpu/drm/panthor/panthor_perf.c | 699 ++++++++++++++++++++++- drivers/gpu/drm/panthor/panthor_perf.h | 16 + 4 files changed, 718 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/panthor/panthor_device.h b/drivers/gpu/drm/panthor/panthor_device.h index 818c4d96d448..3fa0882fe81b 100644 --- a/drivers/gpu/drm/panthor/panthor_device.h +++ b/drivers/gpu/drm/panthor/panthor_device.h @@ -225,6 +225,9 @@ struct panthor_file { /** @ptdev: Device attached to this file. */ struct panthor_device *ptdev; + /** @drm_file: Corresponding drm_file */ + struct drm_file *drm_file; + /** @vms: VM pool attached to this file. */ struct panthor_vm_pool *vms; diff --git a/drivers/gpu/drm/panthor/panthor_drv.c b/drivers/gpu/drm/panthor/panthor_drv.c index 9d2b716cca45..4c1381320859 100644 --- a/drivers/gpu/drm/panthor/panthor_drv.c +++ b/drivers/gpu/drm/panthor/panthor_drv.c @@ -1356,6 +1356,7 @@ panthor_open(struct drm_device *ddev, struct drm_file *file) } pfile->ptdev = ptdev; + pfile->drm_file = file; ret = panthor_vm_pool_create(pfile); if (ret) diff --git a/drivers/gpu/drm/panthor/panthor_perf.c b/drivers/gpu/drm/panthor/panthor_perf.c index 7c59c8642b7c..62c27be4ca8b 100644 --- a/drivers/gpu/drm/panthor/panthor_perf.c +++ b/drivers/gpu/drm/panthor/panthor_perf.c @@ -2,13 +2,177 @@ /* Copyright 2023 Collabora Ltd */ /* Copyright 2025 Arm ltd. */ -#include +#include #include +#include +#include #include "panthor_device.h" #include "panthor_fw.h" #include "panthor_perf.h" +/** + * PANTHOR_PERF_EM_BITS - Number of bits in a user-facing enable mask. This must correspond + * to the maximum number of counters available for selection on the newest + * Mali GPUs (128 as of the Mali-Gx15). + */ +#define PANTHOR_PERF_EM_BITS (BITS_PER_TYPE(u64) * 2) + +enum panthor_perf_session_state { + /** @PANTHOR_PERF_SESSION_ACTIVE: The session is active and can be used for sampling. */ + PANTHOR_PERF_SESSION_ACTIVE = 0, + + /** + * @PANTHOR_PERF_SESSION_OVERFLOW: The session encountered an overflow in one of the + * counters during the last sampling period. This flag + * gets propagated as part of samples emitted for this + * session, to ensure the userspace client can gracefully + * handle this data corruption. + */ + PANTHOR_PERF_SESSION_OVERFLOW, + + /* Must be last */ + PANTHOR_PERF_SESSION_MAX, +}; + +struct panthor_perf_enable_masks { + /** + * @mask: Array of bitmasks indicating the counters userspace requested, where + * one bit represents a single counter. Used to build the firmware configuration + * and ensure that userspace clients obtain only the counters they requested. + */ + unsigned long mask[DRM_PANTHOR_PERF_BLOCK_MAX][BITS_TO_LONGS(PANTHOR_PERF_EM_BITS)]; +}; + +struct panthor_perf_counter_block { + struct drm_panthor_perf_block_header header; + u64 counters[]; +}; + +/** + * enum session_sample_type - Enum of the types of samples a session can request. + */ +enum session_sample_type { + /** @SAMPLE_TYPE_NONE: A sample has not been requested by this session. */ + SAMPLE_TYPE_NONE, + + /** @SAMPLE_TYPE_INITIAL: An initial sample has been requested by this session. */ + SAMPLE_TYPE_INITIAL, + + /** @SAMPLE_TYPE_REGULAR: A regular sample has been requested by this session. */ + SAMPLE_TYPE_REGULAR, +}; + +struct panthor_perf_session { + DECLARE_BITMAP(state, PANTHOR_PERF_SESSION_MAX); + + /** + * @pending_sample_request: The type of sample request that is currently pending: + * - when a sample is not requested, the data should be accumulated + * into the next slot of its ring buffer, but the extract index + * should not be updated, and the user-space session must + * not be signaled. + * - when an initial sample is requested, the data must not be + * emitted into the target ring buffer and the userspace client + * must not be notified. + * - when a regular sample is requested, the data must be emitted + * into the target ring buffer, and the userspace client must + * be signalled. + */ + enum session_sample_type pending_sample_request; + + /** + * @user_sample_size: The size of a single sample as exposed to userspace. For the sake of + * simplicity, the current implementation exposes the same structure + * as provided by firmware, after annotating the sample and the blocks, + * and zero-extending the counters themselves (to account for in-kernel + * accumulation). + * + * This may also allow further memory-optimizations of compressing the + * sample to provide only requested blocks, if deemed to be worth the + * additional complexity. + */ + size_t user_sample_size; + + /** + * @accum_idx: The last insert index indicates whether the current sample + * needs zeroing before accumulation. This is used to disambiguate + * between accumulating into an intermediate slot in the user ring buffer + * and zero-ing the buffer before copying data over. + */ + u32 accum_idx; + + /** + * @sample_freq_ns: Period between subsequent sample requests. Zero indicates that + * userspace will be responsible for requesting samples. + */ + u64 sample_freq_ns; + + /** @sample_start_ns: Sample request time, obtained from a monotonic raw clock. */ + u64 sample_start_ns; + + /** + * @user_data: Opaque handle passed in when starting a session, requesting a sample (for + * manual sampling sessions only) and when stopping a session. This handle + * allows the disambiguation of a sample in the ringbuffer. + */ + u64 user_data; + + /** + * @eventfd: Event file descriptor context used to signal userspace of a new sample + * being emitted. + */ + struct eventfd_ctx *eventfd; + + /** + * @enabled_counters: This session's requested counters. Note that these cannot change + * for the lifetime of the session. + */ + struct panthor_perf_enable_masks *enabled_counters; + + /** @ringbuf_slots: Slots in the user-facing ringbuffer. */ + size_t ringbuf_slots; + + /** @ring_buf: BO for the userspace ringbuffer. */ + struct drm_gem_object *ring_buf; + + /** + * @control_buf: BO for the insert and extract indices. + */ + struct drm_gem_object *control_buf; + + /** @control: The mapped insert and extract indices. */ + struct drm_panthor_perf_ringbuf_control *control; + + /** @samples: The mapping of the @ring_buf into the kernel's VA space. */ + u8 *samples; + + /** + * @pending: The list node used by the sampler to track the sessions that have not yet + * received a sample. + */ + struct list_head pending; + + /** + * @sessions: The list node used by the sampler to track the sessions waiting for a sample. + */ + struct list_head sessions; + + /** + * @pfile: The panthor file which was used to create a session, used for the postclose + * handling and to prevent a misconfigured userspace from closing unrelated + * sessions. + */ + struct panthor_file *pfile; + + /** + * @ref: Session reference count. The sample delivery to userspace is asynchronous, meaning + * the lifetime of the session must extend at least until the sample is exposed to + * userspace. + */ + struct kref ref; +}; + struct panthor_perf { /** @next_session: The ID of the next session. */ u32 next_session; @@ -51,6 +215,118 @@ static void panthor_perf_info_init(struct panthor_device *ptdev) perf_info->shader_blocks = hweight64(ptdev->gpu_info.shader_present); } +static struct panthor_perf_enable_masks *panthor_perf_create_em(struct drm_panthor_perf_cmd_setup + *setup_args) +{ + struct panthor_perf_enable_masks *em = kmalloc(sizeof(*em), GFP_KERNEL); + if (IS_ERR_OR_NULL(em)) + return em; + + bitmap_from_arr64(em->mask[DRM_PANTHOR_PERF_BLOCK_FW], + setup_args->fw_enable_mask, PANTHOR_PERF_EM_BITS); + bitmap_from_arr64(em->mask[DRM_PANTHOR_PERF_BLOCK_CSHW], + setup_args->cshw_enable_mask, PANTHOR_PERF_EM_BITS); + bitmap_from_arr64(em->mask[DRM_PANTHOR_PERF_BLOCK_TILER], + setup_args->tiler_enable_mask, PANTHOR_PERF_EM_BITS); + bitmap_from_arr64(em->mask[DRM_PANTHOR_PERF_BLOCK_MEMSYS], + setup_args->memsys_enable_mask, PANTHOR_PERF_EM_BITS); + bitmap_from_arr64(em->mask[DRM_PANTHOR_PERF_BLOCK_SHADER], + setup_args->shader_enable_mask, PANTHOR_PERF_EM_BITS); + + return em; +} + +static size_t get_annotated_block_size(size_t counters_per_block) +{ + return struct_size_t(struct panthor_perf_counter_block, counters, counters_per_block); +} + +static u64 session_read_extract_idx(struct panthor_perf_session *session) +{ + /* Userspace will update their own extract index to indicate that a sample is consumed + * from the ringbuffer, and we must ensure we read the latest value. + */ + return smp_load_acquire(&session->control->extract_idx); +} + +static u64 session_read_insert_idx(struct panthor_perf_session *session) +{ + return session->control->insert_idx; +} + +static void session_get(struct panthor_perf_session *session) +{ + kref_get(&session->ref); +} + +static void session_free(struct kref *ref) +{ + struct panthor_perf_session *session = container_of(ref, typeof(*session), ref); + + if (session->samples && session->ring_buf) { + struct iosys_map map = IOSYS_MAP_INIT_VADDR(session->samples); + + drm_gem_vunmap_unlocked(session->ring_buf, &map); + drm_gem_object_put(session->ring_buf); + } + + if (session->control && session->control_buf) { + struct iosys_map map = IOSYS_MAP_INIT_VADDR(session->control); + + drm_gem_vunmap_unlocked(session->control_buf, &map); + drm_gem_object_put(session->control_buf); + } + + eventfd_ctx_put(session->eventfd); + + kfree(session); +} + +static void session_put(struct panthor_perf_session *session) +{ + kref_put(&session->ref, session_free); +} + +/** + * session_find - Find a session associated with the given session ID and + * panthor_file. + * @pfile: Panthor file. + * @perf: Panthor perf. + * @sid: Session ID. + * + * The reference count of a valid session is increased to ensure it does not disappear + * in the window between the XA lock being dropped and the internal session functions + * being called. + * + * Return: valid session pointer or an ERR_PTR. + */ +static struct panthor_perf_session *session_find(struct panthor_file *pfile, + struct panthor_perf *perf, u32 sid) +{ + struct panthor_perf_session *session; + + if (!perf) + return ERR_PTR(-EINVAL); + + xa_lock(&perf->sessions); + session = xa_load(&perf->sessions, sid); + + if (!session || xa_is_err(session)) { + xa_unlock(&perf->sessions); + return ERR_PTR(-EBADF); + } + + if (session->pfile != pfile) { + xa_unlock(&perf->sessions); + return ERR_PTR(-EINVAL); + } + + session_get(session); + xa_unlock(&perf->sessions); + + return session; +} + /** * panthor_perf_init - Initialize the performance counter subsystem. * @ptdev: Panthor device @@ -88,6 +364,421 @@ int panthor_perf_init(struct panthor_device *ptdev) return ret; } +static size_t session_get_user_sample_size(const struct drm_panthor_perf_info *const info) +{ + const size_t block_size = get_annotated_block_size(info->counters_per_block); + const size_t block_nr = info->cshw_blocks + info->fw_blocks + + info->tiler_blocks + info->memsys_blocks + info->shader_blocks; + + return sizeof(struct drm_panthor_perf_sample_header) + (block_size * block_nr); +} + +static int session_validate_set(u8 set) +{ + if (set > DRM_PANTHOR_PERF_SET_TERTIARY) + return -EINVAL; + + if (set == DRM_PANTHOR_PERF_SET_PRIMARY) + return 0; + + if (set > DRM_PANTHOR_PERF_SET_PRIMARY) + return capable(CAP_PERFMON) ? 0 : -EACCES; + + return -EINVAL; +} + +/** + * panthor_perf_session_setup - Create a user-visible session. + * + * @ptdev: Handle to the panthor device. + * @perf: Handle to the perf control structure. + * @setup_args: Setup arguments passed in via ioctl. + * @pfile: Panthor file associated with the request. + * + * Creates a new session associated with the session ID returned. When initialized, the + * session must explicitly request sampling to start with a successive call to PERF_CONTROL.START. + * + * Return: non-negative session identifier on success or negative error code on failure. + */ +int panthor_perf_session_setup(struct panthor_device *ptdev, struct panthor_perf *perf, + struct drm_panthor_perf_cmd_setup *setup_args, + struct panthor_file *pfile) +{ + struct panthor_perf_session *session; + struct drm_gem_object *ringbuffer; + struct drm_gem_object *control; + const size_t slots = setup_args->sample_slots; + struct panthor_perf_enable_masks *em; + struct iosys_map rb_map, ctrl_map; + size_t user_sample_size; + int session_id; + int ret; + + ret = session_validate_set(setup_args->block_set); + if (ret) { + drm_err(&ptdev->base, "Did not meet requirements for set %d\n", + setup_args->block_set); + return ret; + } + + session = kzalloc(sizeof(*session), GFP_KERNEL); + if (ZERO_OR_NULL_PTR(session)) + return -ENOMEM; + + ringbuffer = drm_gem_object_lookup(pfile->drm_file, setup_args->ringbuf_handle); + if (!ringbuffer) { + drm_err(&ptdev->base, "Could not find handle %d!\n", setup_args->ringbuf_handle); + ret = -EINVAL; + goto cleanup_session; + } + + control = drm_gem_object_lookup(pfile->drm_file, setup_args->control_handle); + if (!control) { + drm_err(&ptdev->base, "Could not find handle %d!\n", setup_args->control_handle); + ret = -EINVAL; + goto cleanup_ringbuf; + } + + user_sample_size = session_get_user_sample_size(&ptdev->perf_info) * slots; + + if (ringbuffer->size != PFN_ALIGN(user_sample_size)) { + drm_err(&ptdev->base, "Incorrect ringbuffer size from userspace: user %zu vs kernel %lu\n", + ringbuffer->size, PFN_ALIGN(user_sample_size)); + ret = -ENOMEM; + goto cleanup_control; + } + + ret = drm_gem_vmap_unlocked(ringbuffer, &rb_map); + if (ret) + goto cleanup_control; + + ret = drm_gem_vmap_unlocked(control, &ctrl_map); + if (ret) + goto cleanup_ring_map; + + session->eventfd = eventfd_ctx_fdget(setup_args->fd); + if (IS_ERR(session->eventfd)) { + drm_err(&ptdev->base, "Invalid eventfd %d!\n", setup_args->fd); + ret = PTR_ERR_OR_ZERO(session->eventfd) ?: -EINVAL; + goto cleanup_control_map; + } + + em = panthor_perf_create_em(setup_args); + if (IS_ERR_OR_NULL(em)) { + ret = -ENOMEM; + goto cleanup_eventfd; + } + + INIT_LIST_HEAD(&session->sessions); + INIT_LIST_HEAD(&session->pending); + + session->control = ctrl_map.vaddr; + *session->control = (struct drm_panthor_perf_ringbuf_control) { 0 }; + + session->samples = rb_map.vaddr; + + /* TODO This will need validation when we support periodic sampling sessions */ + if (setup_args->sample_freq_ns) { + ret = -EOPNOTSUPP; + goto cleanup_em; + } + + ret = xa_alloc_cyclic(&perf->sessions, &session_id, session, perf->session_range, + &perf->next_session, GFP_KERNEL); + if (ret < 0) { + drm_err(&ptdev->base, "System session limit exceeded.\n"); + ret = -EBUSY; + goto cleanup_em; + } + + kref_init(&session->ref); + session->enabled_counters = em; + + session->sample_freq_ns = setup_args->sample_freq_ns; + session->user_sample_size = user_sample_size; + session->ring_buf = ringbuffer; + session->ringbuf_slots = slots; + session->control_buf = control; + session->pfile = pfile; + session->accum_idx = U32_MAX; + + return session_id; + +cleanup_em: + kfree(em); + +cleanup_eventfd: + eventfd_ctx_put(session->eventfd); + +cleanup_control_map: + drm_gem_vunmap_unlocked(control, &ctrl_map); + +cleanup_ring_map: + drm_gem_vunmap_unlocked(ringbuffer, &rb_map); + +cleanup_control: + drm_gem_object_put(control); + +cleanup_ringbuf: + drm_gem_object_put(ringbuffer); + +cleanup_session: + kfree(session); + + return ret; +} + +static int session_stop(struct panthor_perf *perf, struct panthor_perf_session *session, + u64 user_data) +{ + if (!test_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state)) + return 0; + + const u32 extract_idx = session_read_extract_idx(session); + const u32 insert_idx = session_read_insert_idx(session); + + /* Must have at least one slot remaining in the ringbuffer to sample. */ + if (WARN_ON_ONCE(!CIRC_SPACE_TO_END(insert_idx, extract_idx, session->ringbuf_slots))) + return -EBUSY; + + session->user_data = user_data; + + clear_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state); + + /* TODO Calls to the FW interface will go here in later patches. */ + return 0; +} + +static int session_start(struct panthor_perf *perf, struct panthor_perf_session *session, + u64 user_data) +{ + if (test_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state)) + return 0; + + set_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state); + + /* + * For manual sampling sessions, a start command does not correspond to a sample, + * and so the user data gets discarded. + */ + if (session->sample_freq_ns) + session->user_data = user_data; + + /* TODO Calls to the FW interface will go here in later patches. */ + return 0; +} + +static int session_sample(struct panthor_perf *perf, struct panthor_perf_session *session, + u64 user_data) +{ + if (!test_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state)) + return 0; + + const u32 extract_idx = session_read_extract_idx(session); + const u32 insert_idx = session_read_insert_idx(session); + + /* Manual sampling for periodic sessions is forbidden. */ + if (session->sample_freq_ns) + return -EINVAL; + + /* + * Must have at least two slots remaining in the ringbuffer to sample: one for + * the current sample, and one for a stop sample, since a stop command should + * always be acknowledged by taking a final sample and stopping the session. + */ + if (CIRC_SPACE_TO_END(insert_idx, extract_idx, session->ringbuf_slots) < 2) + return -EBUSY; + + session->sample_start_ns = ktime_get_raw_ns(); + session->user_data = user_data; + + return 0; +} + +static int session_destroy(struct panthor_perf *perf, struct panthor_perf_session *session) +{ + session_put(session); + + return 0; +} + +static int session_teardown(struct panthor_perf *perf, struct panthor_perf_session *session) +{ + if (test_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state)) + return -EINVAL; + + if (READ_ONCE(session->pending_sample_request) == SAMPLE_TYPE_NONE) + return -EBUSY; + + return session_destroy(perf, session); +} + +/** + * panthor_perf_session_teardown - Teardown the session associated with the @sid. + * @pfile: Open panthor file. + * @perf: Handle to the perf control structure. + * @sid: Session identifier. + * + * Destroys a stopped session where the last sample has been explicitly consumed + * or discarded. Active sessions will be ignored. + * + * Return: 0 on success, negative error code on failure. + */ +int panthor_perf_session_teardown(struct panthor_file *pfile, struct panthor_perf *perf, u32 sid) +{ + int err; + struct panthor_perf_session *session; + + xa_lock(&perf->sessions); + session = __xa_store(&perf->sessions, sid, NULL, GFP_KERNEL); + + if (xa_is_err(session)) { + err = xa_err(session); + goto restore; + } + + if (session->pfile != pfile) { + err = -EINVAL; + goto restore; + } + + session_get(session); + xa_unlock(&perf->sessions); + + err = session_teardown(perf, session); + + session_put(session); + + return err; + +restore: + __xa_store(&perf->sessions, sid, session, GFP_KERNEL); + xa_unlock(&perf->sessions); + + return err; +} + +/** + * panthor_perf_session_start - Start sampling on a stopped session. + * @pfile: Open panthor file. + * @perf: Handle to the panthor perf control structure. + * @sid: Session identifier for the desired session. + * @user_data: An opaque value passed in from userspace. + * + * A session counts as stopped when it is created or when it is explicitly stopped after being + * started. Starting an active session is treated as a no-op. + * + * The @user_data parameter will be associated with all subsequent samples for a periodic + * sampling session and will be ignored for manual sampling ones in favor of the user data + * passed in the PERF_CONTROL.SAMPLE ioctl call. + * + * Return: 0 on success, negative error code on failure. + */ +int panthor_perf_session_start(struct panthor_file *pfile, struct panthor_perf *perf, + u32 sid, u64 user_data) +{ + struct panthor_perf_session *session = session_find(pfile, perf, sid); + int err; + + if (IS_ERR_OR_NULL(session)) + return IS_ERR(session) ? PTR_ERR(session) : -EINVAL; + + err = session_start(perf, session, user_data); + + session_put(session); + + return err; +} + +/** + * panthor_perf_session_stop - Stop sampling on an active session. + * @pfile: Open panthor file. + * @perf: Handle to the panthor perf control structure. + * @sid: Session identifier for the desired session. + * @user_data: An opaque value passed in from userspace. + * + * A session counts as active when it has been explicitly started via the PERF_CONTROL.START + * ioctl. Stopping a stopped session is treated as a no-op. + * + * To ensure data is not lost when sampling is stopping, there must always be at least one slot + * available for the final automatic sample, and the stop command will be rejected if there is not. + * + * The @user_data will always be associated with the final sample. + * + * Return: 0 on success, negative error code on failure. + */ +int panthor_perf_session_stop(struct panthor_file *pfile, struct panthor_perf *perf, + u32 sid, u64 user_data) +{ + struct panthor_perf_session *session = session_find(pfile, perf, sid); + int err; + + if (IS_ERR_OR_NULL(session)) + return IS_ERR(session) ? PTR_ERR(session) : -EINVAL; + + err = session_stop(perf, session, user_data); + + session_put(session); + + return err; +} + +/** + * panthor_perf_session_sample - Request a sample on a manual sampling session. + * @pfile: Open panthor file. + * @perf: Handle to the panthor perf control structure. + * @sid: Session identifier for the desired session. + * @user_data: An opaque value passed in from userspace. + * + * Only an active manual sampler is permitted to request samples directly. Failing to meet either + * of these conditions will cause the sampling request to be rejected. Requesting a manual sample + * with a full ringbuffer will see the request being rejected. + * + * The @user_data will always be unambiguously associated one-to-one with the resultant sample. + * + * Return: 0 on success, negative error code on failure. + */ +int panthor_perf_session_sample(struct panthor_file *pfile, struct panthor_perf *perf, + u32 sid, u64 user_data) +{ + struct panthor_perf_session *session = session_find(pfile, perf, sid); + int err; + + if (IS_ERR_OR_NULL(session)) + return IS_ERR(session) ? PTR_ERR(session) : -EINVAL; + + err = session_sample(perf, session, user_data); + + session_put(session); + + return err; +} + +/** + * panthor_perf_session_destroy - Destroy a sampling session associated with the @pfile. + * @perf: Handle to the panthor perf control structure. + * @pfile: The file being closed. + * + * Must be called when the corresponding userspace process is destroyed and cannot close its + * own sessions. As such, we offer no guarantees about data delivery. + */ +void panthor_perf_session_destroy(struct panthor_file *pfile, struct panthor_perf *perf) +{ + unsigned long sid; + struct panthor_perf_session *session; + + if (!pfile || !perf) + return; + + xa_for_each(&perf->sessions, sid, session) + { + if (session->pfile == pfile) { + session_destroy(perf, session); + xa_erase(&perf->sessions, sid); + } + } +} + /** * panthor_perf_unplug - Terminate the performance counter subsystem. * @ptdev: Panthor device. @@ -103,8 +794,14 @@ void panthor_perf_unplug(struct panthor_device *ptdev) return; if (!xa_empty(&perf->sessions)) { + unsigned long sid; + struct panthor_perf_session *session; + drm_err(&ptdev->base, "Performance counter sessions active when unplugging the driver!"); + + xa_for_each(&perf->sessions, sid, session) + session_destroy(perf, session); } xa_destroy(&perf->sessions); diff --git a/drivers/gpu/drm/panthor/panthor_perf.h b/drivers/gpu/drm/panthor/panthor_perf.h index e4805727b9e7..89d61cd1f017 100644 --- a/drivers/gpu/drm/panthor/panthor_perf.h +++ b/drivers/gpu/drm/panthor/panthor_perf.h @@ -7,10 +7,26 @@ #include +struct drm_panthor_perf_cmd_setup; struct panthor_device; +struct panthor_file; +struct panthor_perf; int panthor_perf_init(struct panthor_device *ptdev); void panthor_perf_unplug(struct panthor_device *ptdev); +int panthor_perf_session_setup(struct panthor_device *ptdev, struct panthor_perf *perf, + struct drm_panthor_perf_cmd_setup *setup_args, + struct panthor_file *pfile); +int panthor_perf_session_teardown(struct panthor_file *pfile, struct panthor_perf *perf, + u32 sid); +int panthor_perf_session_start(struct panthor_file *pfile, struct panthor_perf *perf, + u32 sid, u64 user_data); +int panthor_perf_session_stop(struct panthor_file *pfile, struct panthor_perf *perf, + u32 sid, u64 user_data); +int panthor_perf_session_sample(struct panthor_file *pfile, struct panthor_perf *perf, + u32 sid, u64 user_data); +void panthor_perf_session_destroy(struct panthor_file *pfile, struct panthor_perf *perf); + #endif /* __PANTHOR_PERF_H__ */ From patchwork Tue Apr 1 15:48:20 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Lukas Zapolskas X-Patchwork-Id: 14035060 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 91147C36010 for ; Tue, 1 Apr 2025 15:49:03 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id F10A410E601; Tue, 1 Apr 2025 15:49:02 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.b="gzWnZxrv"; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="gzWnZxrv"; dkim-atps=neutral Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2061.outbound.protection.outlook.com [40.107.241.61]) by gabe.freedesktop.org (Postfix) with ESMTPS id A8BE810E601 for ; Tue, 1 Apr 2025 15:49:00 +0000 (UTC) ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=zSJNBpPqU+HvVU1r8iJ3yi4fMDeAJHEPJmfVLxAIaY6sUBAIsbC0El9PKDccFqJ6Zs9L4X+GNg7K8Zyow2UAeh0XpJSX1PGGUcWJ52cHhk23bPE/csdIk5I2h0pr+/C7R83o4mVB4vqlEosnMo9C0p2pfncUEnoI4zqLN7IHJ0pB4MxXyOo7wrmkTpB8vJXKoE68ZbiIT4UGbIwFSdVzKbCeeQkKwTyGC1SIQi2VDI8rGN5Q3kF64s2p4PHWqKyWY5qb6idqtd/YnEvNrWEvGHaEcPXP3vLaXXklQwd5p+ipW3ZqAra1TUZj7tovwvg2LE/2J+kLyrNdO1KyPBRNpQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=vVw6zSBmuroZtDsYPtebpCt1IHkaWMqXjpRGigkASfg=; b=ooZj/IktceNZuKM5LDx8RlNFTnzXXF5UdU4uZwXcKudbX/irFgG2euapDbI6oaWVyyyp4adGQUC5n0t6XIDBErtJRKhn+uEhgQs/InleqhlcesQe4v61QcfT7+fKYBSyDUvS8sjxQ9kzr1EMxGTTLH1UNPg/6Po4exA4cYxhdfcoRY9ZlD1R0qm2WJf3vRDNywMPxiH1fofvtLC0Gvq/iooG5awqtCaaWdbjn7ggTZuvUy4BxcMa7AE1UB+U2AKrnnB4zCDvAxzfKbWAvusm7gC5M7I8pHLWPKXnJGMJ9OgCLKJIPtWtwGbVkbnv92bPHqPef0q3S54RVdhdvPRDZQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=vVw6zSBmuroZtDsYPtebpCt1IHkaWMqXjpRGigkASfg=; b=gzWnZxrvGXf03WV5+b7VXmqrlomxbOqNKcOeRYT0rOCAC8tThUKE+EZ302drBygySd0wD5LQD7k6FjR+U3kNahsaA8wnWRDWlyFW2VGa24oNtvTgB3XtExqRwybIhQwk8ie3DvOsh7QBHyisy7MofPjOFT5z0ZxhDs5llfFDWlU= Received: from DBBPR09CA0006.eurprd09.prod.outlook.com (2603:10a6:10:c0::18) by DU0PR08MB9153.eurprd08.prod.outlook.com (2603:10a6:10:414::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:48:55 +0000 Received: from DB3PEPF0000885A.eurprd02.prod.outlook.com (2603:10a6:10:c0:cafe::9e) by DBBPR09CA0006.outlook.office365.com (2603:10a6:10:c0::18) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8534.54 via Frontend Transport; Tue, 1 Apr 2025 15:48:55 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DB3PEPF0000885A.mail.protection.outlook.com (10.167.242.5) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8606.22 via Frontend Transport; Tue, 1 Apr 2025 15:48:55 +0000 Received: ("Tessian outbound 5d826d745fa9:v604"); Tue, 01 Apr 2025 15:48:54 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 00ed9207f3ca2475 X-TessianGatewayMetadata: kPPU1iEXddXGzvDPQKXA/isw97cw37KURDumgYaN+wNFBqXoA/t01+KxbcuP1YAodhNzlevWHDXVtqfuWnk6WYA1LL98V+wXkVBW/k6vWQUffTLNSsv/c0HU+Cpt4S7sTSY8QYZOaIfx5nHUAKQeFWbjD/wzf3iuio/dArGCIbnN4YITq/Lc0yVzhygUfQ7h+pPPMHW7P1SJWZIooL0J7A== X-CR-MTA-TID: 64aa7808 Received: from L30764a9a19e4.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 674FE753-E8AA-4FA8-A706-EC228DB0FE3C.1; Tue, 01 Apr 2025 15:48:47 +0000 Received: from EUR03-DBA-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L30764a9a19e4.2 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Tue, 01 Apr 2025 15:48:47 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=hPq6/pcA7lIvVlfIeMhqrna3pOLHC9zPhdui1/0gNtP3WrcnFi6B7tzhAAUbKhKuwOPhLV/NwaDZP1Qs7BWHjQ4zW7OEmXVvTsw1ygeYXYwlILqBSXxG/h4fsehUGWN56/Oi110C62NC3bXzIjdajwc4HFLi51sxCBo5JuXj6KvfrvvZfjopFP8Bz0QjGSMknWODolBVVtS1rqdtCy3iH/hxRBZUM9BkxuCjyZAfDkphMt3LzYGZxJj9sIJq/iwJ2wmspk1/uCLP4CdSsMbHrKSpnQpaXDLdEr9OrGsUry22hdoWPSQ4XRy4bGnjnt4Gg8ghLiCQI/AJ0lD1+3kJHQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=vVw6zSBmuroZtDsYPtebpCt1IHkaWMqXjpRGigkASfg=; b=sE4wQ5H5TjHKCWYgNERcza9IfEeFAhvMUai3Bcbjsg50vv8YkTGHzj5QssYeoiJhzFmo25coGGeILh7/PG7fMOhvWVr6r7tHJil2JKFz0F6ytwepC71UhARVDbOdc+29ikSaFVGLP02brGMvdtpl0j6ymVUQ96EZ52fhnm5CDW/gpG0QRs5hmPeyn7K0UG+i+uNcYejozT71vLVo9VeJJHeTNmLk+fy/cA2vUzfPgT9LtM0I4vRCztzxrqST/rMG/73XM7GLTIOJ2KQYmYfsufo/aUFIv4wbSpl2gTuAtSh+TouPFDFDiHDUlMbIBmeFdS2EX0qFmiS8IEBBfnpznA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=vVw6zSBmuroZtDsYPtebpCt1IHkaWMqXjpRGigkASfg=; b=gzWnZxrvGXf03WV5+b7VXmqrlomxbOqNKcOeRYT0rOCAC8tThUKE+EZ302drBygySd0wD5LQD7k6FjR+U3kNahsaA8wnWRDWlyFW2VGa24oNtvTgB3XtExqRwybIhQwk8ie3DvOsh7QBHyisy7MofPjOFT5z0ZxhDs5llfFDWlU= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) by DU0PR08MB8279.eurprd08.prod.outlook.com (2603:10a6:10:40d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:48:45 +0000 Received: from AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc]) by AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc%6]) with mapi id 15.20.8534.048; Tue, 1 Apr 2025 15:48:45 +0000 From: Lukas Zapolskas To: Boris Brezillon , Steven Price , Liviu Dudau , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: =?utf-8?q?Adri=C3=A1n_Larumbe?= , Lukas Zapolskas Subject: [PATCH v3 5/7] drm/panthor: Implement the counter sampler and sample handling Date: Tue, 1 Apr 2025 16:48:20 +0100 Message-Id: X-Mailer: git-send-email 2.33.0.dirty In-Reply-To: References: X-ClientProxiedBy: LO4P123CA0583.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:276::13) To AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AM0PR08MB3315:EE_|DU0PR08MB8279:EE_|DB3PEPF0000885A:EE_|DU0PR08MB9153:EE_ X-MS-Office365-Filtering-Correlation-Id: fb854373-d667-419c-55d6-08dd7134b587 X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|366016|376014|921020; X-Microsoft-Antispam-Message-Info-Original: =?utf-8?q?nricKulmakgLgcoc1vK1Uw?= =?utf-8?q?Qt7jBBoqaChfJPhetHU5vgIJ7cqhhMK/gkU0n6ItdC64Hg72DDtfyFhKUEeV9huko?= =?utf-8?q?LHMd14JFbxrGfx4nW3aETkGMJKmNmI8fDIOxpfGhflbYaVVOyMZa/lUgXcF3WgQbB?= =?utf-8?q?eAgZNxqK+p4eAyW6Q9s0IoyP+/r00mAlYvdSGP67jUMfMuzKY1BrE/eL5qElHkgmV?= =?utf-8?q?App97EbnYdrkAuGwfjyuKSpRw69J7Dw8D9Nn0FqZDyVWjM95/awEbrVYEZG0/8/RU?= =?utf-8?q?pJ1TTnQ83MqF6+zPfw0Ns+OxWR3zf3XXF+uRNlN4cTiXUim/b/M3XcuBzaSeUQ3Tg?= =?utf-8?q?h05ullR6jin2p6g21cM6nktLz8vaZ4oZFkfbOwB3xAYJ8pPIwQzXN0AiEp1QWb8B7?= =?utf-8?q?LvVLNQ1uvLq+F2rPmCdqibT2Mj40MF/zLVTmtdoIJslJ7tP0UL0jEJ3BDJ2f5sb+2?= =?utf-8?q?1a+5aRKp18RvN+fYobeqNDwdvVNxqSwsSSmLkrqYKE07TCNPvQK2couzSFYwQp9Te?= =?utf-8?q?jZIAn5T4uNjI7yZjfctUC19y/m4XSXQkaIXgPjWs9v59zUknql6R782CJ9bDuxAld?= =?utf-8?q?EbJCxhhCYT4DgqJ4VTQsv2yk0NInHVBAdyNKNtImOXDS2p1PjNO2jbeo/bVHi9WHl?= =?utf-8?q?HAPVxFZky7JfpuGli3l2EE/QobetwONto7tHmtvKdLsxU91SwS6PDZPHOSVFCKK4m?= =?utf-8?q?vW4aA0JuLGjVesJJWCN30yVMI5S8UY26oIovnUGMpWCCstWAxB2Tp1FOPgDw4ysdS?= =?utf-8?q?e0BGMfYSlfMf4hKmjcFkmExTNyPo1O3ZWfUlAHC+jlDreAnkOv6BG9gjUwH0gua2A?= =?utf-8?q?Xb8WLAkQp4cDiP0YwuAcfr+eFQMPGSG32bx+fajK/ILoeZOxmJzqSzh7J6u41N8vy?= =?utf-8?q?Pkyf5Z2HE+BY7XE30n8XiGUJrAk6jIsiucrG0g/zev7HYe84E/BfdtB/mnbVhnZC3?= =?utf-8?q?eLw+fIzx76e6+qCVZ21nxRT539yyzeSg4V4qVT2PgXNW7j22qRVPRckVhnTNUHa2s?= =?utf-8?q?+qwD9V8ugo1qLePzVyFt1a7O946izcnzEgM7FKv93ngWad/SGu74OFSDgYuWnigk/?= =?utf-8?q?S4akRIoo7RJ5vMdAjRKAGHyH/mq+kZW/k31xgCcx8UkXbepXp7vQBZwMaaGFwv2wo?= =?utf-8?q?Os+fT5kJbEsh0tUvNYUdYGDVXekb0fxzCNAa3DKYMy0F0ydE7jb5sT4gIVAHjYTAy?= =?utf-8?q?eqii4JuaTCRYQlTjK5iBdvZmXhJDedir7j/bonSipcERTv3vtCFU/3cUi9Ghrri6s?= =?utf-8?q?GILQ65nvSWmJ5FcDWau3ihvMI+qeQ+kp/cOl7B1JoG1bRHvgrgqKAtgqgkrpTFNLk?= =?utf-8?q?qX2WeP1/t4f6y/GrL19ytpxIKnnmslOk14YYZ1onm7s2QXHgV9vW6ESLvEM9d4sA?= =?utf-8?q?=3D?= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM0PR08MB3315.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(366016)(376014)(921020); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8279 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:208:5c::16]; domain=AM0PR08MB3315.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: DB3PEPF0000885A.eurprd02.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 0760bd2f-bc63-42b4-6978-08dd7134afbc X-Microsoft-Antispam: BCL:0; ARA:13230040|14060799003|376014|36860700013|1800799024|82310400026|35042699022|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?q?bVBz4lgBpC2KnR//WWDrDJhYQO8mEJR?= =?utf-8?q?P7iH7S7IOk6djhMblRbDMJISZ2agsCdjXlR2JqUTR4JNkTwgLb3m4QgKJIi7552pS?= =?utf-8?q?zQNxIrjs8PEtuB3ff4Lbr7TV4ogMVt7fImrlAND1LRJYW+WxNqUZBg/y437DesHZE?= =?utf-8?q?CATgqT/6Ks60cHA+M0LMGhXFnir7tk00PIvjwYsON3umjpEsTawDbCFwc0hmMZbTT?= =?utf-8?q?vv/hFgyyY6AFnuvCICtlm20F2U51Qv7vh6hZ49WqB2n2E8Hfdu0ZkkNulOQ/+pIuv?= =?utf-8?q?0g7OS3Jc3/eNEZHHz8rGqZ0q8fCQ+dK40GClvAplKybSSJIOPYb8vd3P179FRbQzF?= =?utf-8?q?6WOjn3yueBeILDtSbJyeifapKiUEo+Aunh1ZMNYzALNY6JovoFCBbVgV9HjmyIoVa?= =?utf-8?q?XAaq3v3T4wUKa4uWxDoclZWT4UkubqptpY6Slk7RunkhB0hffmz26X3AeLGmYThQD?= =?utf-8?q?SJASekoyf3NvtMBcCIEkoApbC9NV0pkTwlf/AnDj9yv2kqFRG8pYCFP6a8ZmCp62f?= =?utf-8?q?n+TqtzVmAvI6xhQ/Af11L0CVbuH8872GQN8ybUlbwyWRQXCh05HFxx8AI0JU0O0ey?= =?utf-8?q?fpeHQuBwVlJyom3BaqmoVkD8L0GsOE4G26zyhCc+T1Yu9MLvO5piaCI0yPhc9Y5SU?= =?utf-8?q?OM6HfX9tW1j5lmSm8D3XdaOxaUsR8/HNWE/A5lLoILO7+UF5i/7Atf1rs5SzJKBfH?= =?utf-8?q?8wxi8F0k4LWEQPTtPP+241D9tigwlVdrcfY7cNMqyL8WlOk6Uu8ncc8VHhZOzB8VV?= =?utf-8?q?Z5dYWfEkJddEO/WlWEeXcgvGtUewdmYr7H+8EJFELDybpKws/u2nnIqr56hIoMrL+?= =?utf-8?q?5RVtWxT96I3MArw3USquVFfWgPXJtiVmL6F2CcWan5qYjRRgwna0vsEGhrBWRffs0?= =?utf-8?q?P9KDxMBRfq7Dl11YA5Pk6Iv17EsrTOrCCNZC3BPR4vIXYW4C5YOBnR1c1+DHwaeh2?= =?utf-8?q?OfFKOCwyu6H5NwYbx+dP+NMDMFMQKKnZf8P+IkPLhRMObAYmcKxEDWb9ju01c8itH?= =?utf-8?q?YJlgMXFu3ECHZdJaZxSPCTCUhGmup8soMce9YjsQMUP7Pmr5nNXMhG2z6f2n4KOtx?= =?utf-8?q?1Ai3vxe/CIip8q1As4pwR90mWPXPeCeyKsqp23/J4MMD9JHpaFDTM3m3hAVkbcHlu?= =?utf-8?q?F4sBcwfShHM4gWq9VV5ZdOSmzgT/SRuFoSLzzw7YNjG+M//IodWO27+0a3B8P4d5D?= =?utf-8?q?Zbor9dFdX2akGDgbuPjnliffjBhIX5G7GqLxLSDfRf4/hS4JA2OAFVAYuqEa0L0P0?= =?utf-8?q?pciTLzJ4/AcOlaou71mvOnmJ1lXYkJyWss7B+7xSM1uVZP+/PHhkf/WL0VbUYTxSA?= =?utf-8?q?EZE7zSrFNIoAshvg373h23AqFsNiw+QeWdsIXnaaCcUz89RoBE6WY50RxCj3SuusM?= =?utf-8?q?eY8uWWODynULpNm9yevQ7HohQCXg8YkAC5hyLgRgKfrmHRVnVdAZ0Clnoi3hgHam8?= =?utf-8?q?VSUrKtB27p?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:64aa7808-outbound-1.mta.getcheckrecipient.com; CAT:NONE; SFS:(13230040)(14060799003)(376014)(36860700013)(1800799024)(82310400026)(35042699022)(921020); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Apr 2025 15:48:55.4261 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: fb854373-d667-419c-55d6-08dd7134b587 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DB3PEPF0000885A.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB9153 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" From: Adrián Larumbe The sampler aggregates counter and set requests coming from userspace and mediates interactions with the FW interface, to ensure that user sessions cannot override the global configuration. From the top-level interface, the sampler supports two different types of samples: clearing samples and regular samples. Clearing samples are a special sample type that allow for the creation of a sampling baseline, to ensure that a session does not obtain counter data from before its creation. Upon receipt of a relevant interrupt, corresponding to one of the three relevant bits of the GLB_ACK register, the sampler takes any samples that occurred, and, based on the insert and extract indices, accumulates them to an internal storage buffer after zero-extending the counters from the 32-bit counters emitted by the hardware to 64-bit counters for internal accumulation. When the performance counters are enabled, the FW ensures no counter data is lost when entering and leaving non-counting regions by producing automatic samples that do not correspond to a GLB_REQ.PRFCNT_SAMPLE request. Such regions may be per hardware unit, such as when a shader core powers down, or global. Most of these events do not directly correspond to session sample requests, so any intermediary counter data must be stored into a temporary accumulation buffer. If there are sessions waiting for a sample, this accumulated buffer will be taken, and emitted for each waiting client. During this phase, information like the timestamps of sample request and sample emission, type of the counter block and block index annotations are added to the sample header and block headers. If no sessions are waiting for a sample, this accumulation buffer is kept until the next time a sample is requested. Special handling is needed for the PRFCNT_OVERFLOW interrupt, which is an indication that the internal sample handling rate was insufficient. The sampler also maintains a buffer descriptor indicating the structure of a firmware sample, since neither the firmware nor the hardware give any indication of the sample structure, only that it is composed out of three parts: - the metadata is an optional initial counter block on supporting firmware versions that contains a single counter, indicating the reason a sample was taken when entering global non-counting regions. This is used to provide coarse-grained information about why a sample was taken to userspace, to help userspace interpret variations in counter magnitude. - the firmware component of the sample is composed out of a global firmware counter block on supporting firmware versions. - the hardware component is the most sizeable of the three and contains a block of counters for each of the underlying hardware resources. It has a fixed structure that is described in the architecture specification, and contains the command stream hardware block(s), the tiler block(s), the MMU and L2 blocks (collectively named the memsys blocks) and the shader core blocks, in that order. The structure of this buffer changes based on the firmware and hardware combination, but is constant on a single system. This buffer descriptor also handles the sparseness of the shader cores, wherein the physical core mask contains holes, but the memory allocated for it is done based on the position of the most significant bit. In cases with highly sparse core masks, this means that a lot of shader counter blocks are empty, and must be skipped. The number of ring buffer slots is configurable through module param to allow for a lower memory footprint on memory constrained systems. Signed-off-by: Adrián Larumbe Co-developed-by: Lukas Zapolskas Signed-off-by: Lukas Zapolskas --- drivers/gpu/drm/panthor/panthor_fw.c | 6 + drivers/gpu/drm/panthor/panthor_fw.h | 6 +- drivers/gpu/drm/panthor/panthor_perf.c | 1066 +++++++++++++++++++++++- drivers/gpu/drm/panthor/panthor_perf.h | 2 + 4 files changed, 1059 insertions(+), 21 deletions(-) diff --git a/drivers/gpu/drm/panthor/panthor_fw.c b/drivers/gpu/drm/panthor/panthor_fw.c index 0f52766a3120..e3948354daa4 100644 --- a/drivers/gpu/drm/panthor/panthor_fw.c +++ b/drivers/gpu/drm/panthor/panthor_fw.c @@ -22,6 +22,7 @@ #include "panthor_gem.h" #include "panthor_gpu.h" #include "panthor_mmu.h" +#include "panthor_perf.h" #include "panthor_regs.h" #include "panthor_sched.h" @@ -987,9 +988,12 @@ static void panthor_fw_init_global_iface(struct panthor_device *ptdev) /* Enable interrupts we care about. */ glb_iface->input->ack_irq_mask = GLB_CFG_ALLOC_EN | + GLB_PERFCNT_SAMPLE | GLB_PING | GLB_CFG_PROGRESS_TIMER | GLB_CFG_POWEROFF_TIMER | + GLB_PERFCNT_THRESHOLD | + GLB_PERFCNT_OVERFLOW | GLB_IDLE_EN | GLB_IDLE; @@ -1018,6 +1022,8 @@ static void panthor_job_irq_handler(struct panthor_device *ptdev, u32 status) return; panthor_sched_report_fw_events(ptdev, status); + + panthor_perf_report_irq(ptdev, status); } PANTHOR_IRQ_HANDLER(job, JOB, panthor_job_irq_handler); diff --git a/drivers/gpu/drm/panthor/panthor_fw.h b/drivers/gpu/drm/panthor/panthor_fw.h index 8bcb933fa790..5a561e72e88b 100644 --- a/drivers/gpu/drm/panthor/panthor_fw.h +++ b/drivers/gpu/drm/panthor/panthor_fw.h @@ -198,6 +198,7 @@ struct panthor_fw_global_control_iface { u32 group_num; u32 group_stride; #define GLB_PERFCNT_FW_SIZE(x) ((((x) >> 16) << 8)) +#define GLB_PERFCNT_HW_SIZE(x) (((x) & GENMASK(15, 0)) << 8) u32 perfcnt_size; u32 instr_features; #define PERFCNT_FEATURES_MD_SIZE(x) (((x) & GENMASK(3, 0)) << 8) @@ -210,7 +211,7 @@ struct panthor_fw_global_input_iface { #define GLB_CFG_ALLOC_EN BIT(2) #define GLB_CFG_POWEROFF_TIMER BIT(3) #define GLB_PROTM_ENTER BIT(4) -#define GLB_PERFCNT_EN BIT(5) +#define GLB_PERFCNT_ENABLE BIT(5) #define GLB_PERFCNT_SAMPLE BIT(6) #define GLB_COUNTER_EN BIT(7) #define GLB_PING BIT(8) @@ -243,6 +244,9 @@ struct panthor_fw_global_input_iface { u64 perfcnt_base; u32 perfcnt_extract; u32 reserved3[3]; +#define GLB_PERFCNT_CONFIG_SIZE(x) ((x) & GENMASK(7, 0)) +#define GLB_PERFCNT_CONFIG_SET(x) (((x) & GENMASK(1, 0)) << 8) +#define GLB_PERFCNT_METADATA_ENABLE BIT(10) u32 perfcnt_config; u32 perfcnt_csg_select; u32 perfcnt_fw_enable; diff --git a/drivers/gpu/drm/panthor/panthor_perf.c b/drivers/gpu/drm/panthor/panthor_perf.c index 62c27be4ca8b..3cb79b999886 100644 --- a/drivers/gpu/drm/panthor/panthor_perf.c +++ b/drivers/gpu/drm/panthor/panthor_perf.c @@ -9,7 +9,11 @@ #include "panthor_device.h" #include "panthor_fw.h" +#include "panthor_gem.h" +#include "panthor_gpu.h" +#include "panthor_mmu.h" #include "panthor_perf.h" +#include "panthor_regs.h" /** * PANTHOR_PERF_EM_BITS - Number of bits in a user-facing enable mask. This must correspond @@ -18,6 +22,81 @@ */ #define PANTHOR_PERF_EM_BITS (BITS_PER_TYPE(u64) * 2) +/** + * PANTHOR_CTR_TIMESTAMP_LO - The first architecturally mandated counter of every block type + * contains the low 32-bits of the TIMESTAMP value. + */ +#define PANTHOR_CTR_TIMESTAMP_LO (0) + +/** + * PANTHOR_CTR_TIMESTAMP_HI - The register offset containinig the high 32-bits of the TIMESTAMP + * value. + */ +#define PANTHOR_CTR_TIMESTAMP_HI (1) + +/** + * PANTHOR_CTR_PRFCNT_EN - The register offset containing the enable mask for the enabled counters + * that were written to memory. + */ +#define PANTHOR_CTR_PRFCNT_EN (2) + +/** + * PANTHOR_HEADER_COUNTERS - The first four counters of every block type are architecturally + * defined to be equivalent. The fourth counter is always reserved, + * and should be zero and as such, does not have a separate define. + * + * These are the only four counters that are the same between different + * blocks and are consistent between different architectures. + */ +#define PANTHOR_HEADER_COUNTERS (4) + +/** + * PANTHOR_CTR_SAMPLE_REASON - The metadata block has a single value in position three which + * indicates the reason a sample was taken. + */ +#define PANTHOR_CTR_SAMPLE_REASON (3) + +/** + * PANTHOR_HW_COUNTER_SIZE - The size of a hardware counter in the FW ring buffer. + */ +#define PANTHOR_HW_COUNTER_SIZE (sizeof(u32)) + +/** + * PANTHOR_PERF_RINGBUF_SLOTS_MIN - The minimum permitted number of slots in the Panthor perf + * ring buffer. + */ +#define PANTHOR_PERF_RINGBUF_SLOTS_MIN (16) + +/** + * PANTHOR_PERF_RINGBUF_SLOTS_MAX - The maximum permitted number of slots in the Panthor perf + * ring buffer. + */ +#define PANTHOR_PERF_RINGBUF_SLOTS_MAX (256) + +static unsigned int perf_ringbuf_slots = 32; + +static int perf_ringbuf_slots_set(const char *val, const struct kernel_param *kp) +{ + unsigned int slots; + int ret = kstrtouint(val, 0, &slots); + + if (ret) + return ret; + + if (!is_power_of_2(slots)) + return -EINVAL; + + return param_set_uint_minmax(val, kp, 16, 256); +} + +static const struct kernel_param_ops perf_ringbuf_ops = { + .set = perf_ringbuf_slots_set, + .get = param_get_uint, +}; +module_param_cb(perf_ringbuf_slots, &perf_ringbuf_ops, &perf_ringbuf_slots, 0400); +MODULE_PARM_DESC(perf_ringbuf_slots, + "Power of two slots allocated for the Panthor perf kernel-FW ringbuffer"); + enum panthor_perf_session_state { /** @PANTHOR_PERF_SESSION_ACTIVE: The session is active and can be used for sampling. */ PANTHOR_PERF_SESSION_ACTIVE = 0, @@ -63,6 +142,122 @@ enum session_sample_type { SAMPLE_TYPE_REGULAR, }; +struct panthor_perf_buffer_descriptor { + /** + * @block_size: The size of a single block in the FW ring buffer, equal to + * sizeof(u32) * counters_per_block. + */ + size_t block_size; + + /** + * @buffer_size: The total size of the buffer, equal to (#hardware blocks + + * #firmware blocks) * block_size. + */ + size_t buffer_size; + + /** + * @available_blocks: Bitmask indicating the blocks supported by the hardware and firmware + * combination. Note that this can also include blocks that will not + * be exposed to the user. + */ + DECLARE_BITMAP(available_blocks, DRM_PANTHOR_PERF_BLOCK_MAX); + struct { + /** @offset: Starting offset of a block of type @type in the FW ringbuffer. */ + size_t offset; + + /** @block_count: Number of blocks of the given @type, starting at @offset. */ + size_t block_count; + + /** @phys_mask: Bitmask of the physically available blocks. */ + u64 phys_mask; + } blocks[DRM_PANTHOR_PERF_BLOCK_MAX]; +}; + +/** + * struct panthor_perf_sampler - Interface to de-multiplex firmware interaction and handle + * global interactions. + */ +struct panthor_perf_sampler { + /** + * @last_ack: Temporarily storing the last GLB_ACK status. Without storing this data, + * we do not know whether a toggle bit has been handled. + */ + u32 last_ack; + + /** + * @enabled_clients: The number of clients concurrently requesting samples. To ensure that + * one client cannot deny samples to another, we must ensure that clients + * are effectively reference counted. + */ + atomic_t enabled_clients; + + /** + * @sample_handled: Synchronization point between the interrupt bottom half and the + * main sampler interface. Must be re-armed solely on a new request + * coming to the sampler. + */ + struct completion sample_handled; + + /** @rb: Kernel BO in the FW AS containing the sample ringbuffer. */ + struct panthor_kernel_bo *rb; + + /** + * @sample_slots: Number of slots for samples in the FW ringbuffer. Could be static, + * but may be useful to customize for low-memory devices. + */ + size_t sample_slots; + + /** @em: Combined enable mask for all of the active sessions. */ + struct panthor_perf_enable_masks *em; + + /** + * @desc: Buffer descriptor for a sample in the FW ringbuffer. Note that this buffer + * at current time does some interesting things with the zeroth block type. On + * newer FW revisions, the first counter block of the sample is the METADATA block, + * which contains a single value indicating the reason the sample was taken (if + * any). This block must not be exposed to userspace, as userspace does not + * have sufficient context to interpret it. As such, this block type is not + * added to the uAPI, but we still use it in the kernel. + */ + struct panthor_perf_buffer_descriptor desc; + + /** + * @sample: Pointer to an upscaled and annotated sample that may be emitted to userspace. + * This is used both as an intermediate buffer to do the zero-extension of the + * 32-bit counters to 64-bits and as a storage buffer in case the sampler + * requests an additional sample that was not requested by any of the top-level + * sessions (for instance, when changing the enable masks). + */ + u8 *sample; + + /** + * @sampler_lock: Lock used to guard the list of sessions and the sampler configuration. + * In particular, it guards the @session_list and the @em. + */ + struct mutex sampler_lock; + + /** @session_list: List of all sessions. */ + struct list_head session_list; + + /** @pend_lock: Lock used to guard the list of sessions with pending samples. */ + spinlock_t pend_lock; + + /** @pending_samples: List of sessions requesting samples. */ + struct list_head pending_samples; + + /** @sample_requested: A sample has been requested. */ + bool sample_requested; + + /** @set_config: The set that will be configured onto the hardware. */ + u8 set_config; + + /** + * @ptdev: Backpointer to the Panthor device, needed to ring the global doorbell and + * interface with FW. + */ + struct panthor_device *ptdev; +}; + struct panthor_perf_session { DECLARE_BITMAP(state, PANTHOR_PERF_SESSION_MAX); @@ -184,6 +379,9 @@ struct panthor_perf { * @sessions: Global map of sessions, accessed by their ID. */ struct xarray sessions; + + /** @sampler: FW control interface. */ + struct panthor_perf_sampler sampler; }; /** @@ -216,7 +414,7 @@ static void panthor_perf_info_init(struct panthor_device *ptdev) } static struct panthor_perf_enable_masks *panthor_perf_create_em(struct drm_panthor_perf_cmd_setup - *setup_args) + *setup_args) { struct panthor_perf_enable_masks *em = kmalloc(sizeof(*em), GFP_KERNEL); if (IS_ERR_OR_NULL(em)) @@ -236,6 +434,23 @@ static struct panthor_perf_enable_masks *panthor_perf_create_em(struct drm_panth return em; } +static void panthor_perf_em_add(struct panthor_perf_enable_masks *dst_em, + const struct panthor_perf_enable_masks *const src_em) +{ + size_t i = 0; + + for (i = DRM_PANTHOR_PERF_BLOCK_FIRST; i <= DRM_PANTHOR_PERF_BLOCK_LAST; i++) + bitmap_or(dst_em->mask[i], dst_em->mask[i], src_em->mask[i], PANTHOR_PERF_EM_BITS); +} + +static void panthor_perf_em_zero(struct panthor_perf_enable_masks *em) +{ + size_t i = 0; + + for (i = DRM_PANTHOR_PERF_BLOCK_FIRST; i <= DRM_PANTHOR_PERF_BLOCK_LAST; i++) + bitmap_zero(em->mask[i], PANTHOR_PERF_EM_BITS); +} + static size_t get_annotated_block_size(size_t counters_per_block) { return struct_size_t(struct panthor_perf_counter_block, counters, counters_per_block); @@ -249,6 +464,12 @@ static u64 session_read_extract_idx(struct panthor_perf_session *session) return smp_load_acquire(&session->control->extract_idx); } +static void session_write_insert_idx(struct panthor_perf_session *session, u64 idx) +{ + /* Userspace needs the insert index to know where to look for the sample. */ + smp_store_release(&session->control->insert_idx, idx); +} + static u64 session_read_insert_idx(struct panthor_perf_session *session) { return session->control->insert_idx; @@ -301,7 +522,7 @@ static void session_put(struct panthor_perf_session *session) * Return: valid session pointer or an ERR_PTR. */ static struct panthor_perf_session *session_find(struct panthor_file *pfile, - struct panthor_perf *perf, u32 sid) + struct panthor_perf *perf, u32 sid) { struct panthor_perf_session *session; @@ -327,6 +548,738 @@ static struct panthor_perf_session *session_find(struct panthor_file *pfile, return session; } +static u32 compress_enable_mask(unsigned long *const src) +{ + size_t i; + u32 result = 0; + unsigned long clump; + + for_each_set_clump8(i, clump, src, PANTHOR_PERF_EM_BITS) { + const unsigned long shift = div_u64(i, 4); + + result |= !!(clump & GENMASK(3, 0)) << shift; + result |= !!(clump & GENMASK(7, 4)) << (shift + 1); + } + + return result; +} + +static void expand_enable_mask(u32 em, unsigned long *const dst) +{ + size_t i; + DECLARE_BITMAP(emb, BITS_PER_TYPE(u32)); + + bitmap_from_arr32(emb, &em, BITS_PER_TYPE(u32)); + + for_each_set_bit(i, emb, BITS_PER_TYPE(u32)) + bitmap_set(dst, i * 4, 4); +} + +/** + * panthor_perf_block_data - Identify the block index and type based on the offset. + * + * @desc: FW buffer descriptor. + * @offset: The current offset being examined. + * @idx: Pointer to an output index. + * @type: Pointer to an output block type. + * + * To disambiguate different types of blocks as well as different blocks of the same type, + * the offset into the FW ringbuffer is used to uniquely identify the block being considered. + * + * In the future, this is a good time to identify whether a block will be empty, + * allowing us to short-circuit its processing after emitting header information. + * + * Return: True if the current block is available, false otherwise. + */ +static bool panthor_perf_block_data(struct panthor_perf_buffer_descriptor *const desc, + size_t offset, u32 *idx, + enum drm_panthor_perf_block_type *type) +{ + unsigned long id; + + for_each_set_bit(id, desc->available_blocks, DRM_PANTHOR_PERF_BLOCK_LAST) { + const size_t block_start = desc->blocks[id].offset; + const size_t block_count = desc->blocks[id].block_count; + const size_t block_end = desc->blocks[id].offset + + desc->block_size * block_count; + + if (!block_count) + continue; + + if ((offset >= block_start) && (offset < block_end)) { + const unsigned long phys_mask[] = { + BITMAP_FROM_U64(desc->blocks[id].phys_mask), + }; + const size_t pos = + div_u64(offset - desc->blocks[id].offset, desc->block_size); + + *type = id; + + if (test_bit(pos, phys_mask)) { + const u64 mask = GENMASK_ULL(pos, 0); + const u64 zeroes = ~desc->blocks[id].phys_mask & mask; + + *idx = pos - hweight64(zeroes); + return true; + } + return false; + } + } + + return false; +} + +static size_t session_get_user_sample_size(const struct drm_panthor_perf_info *const info) +{ + const size_t block_size = get_annotated_block_size(info->counters_per_block); + const size_t block_nr = info->cshw_blocks + info->fw_blocks + + info->tiler_blocks + info->memsys_blocks + info->shader_blocks; + + return sizeof(struct drm_panthor_perf_sample_header) + (block_size * block_nr); +} + +static u32 panthor_perf_handle_sample(struct panthor_device *ptdev, u32 extract_idx, u32 insert_idx) +{ + struct panthor_perf *perf = ptdev->perf; + struct panthor_perf_sampler *sampler = &ptdev->perf->sampler; + const size_t ann_block_size = + get_annotated_block_size(ptdev->perf_info.counters_per_block); + u32 i; + + for (i = extract_idx; i != insert_idx; i = (i + 1) % sampler->sample_slots) { + u8 *fw_sample = (u8 *)sampler->rb->kmap + i * sampler->desc.buffer_size; + + for (size_t fw_off = 0, ann_off = sizeof(struct drm_panthor_perf_sample_header); + fw_off < sampler->desc.buffer_size; + fw_off += sampler->desc.block_size) + + { + u32 idx = 0; + enum drm_panthor_perf_block_type type = 0; + DECLARE_BITMAP(expanded_em, PANTHOR_PERF_EM_BITS); + struct panthor_perf_counter_block *blk = + (typeof(blk))(perf->sampler.sample + ann_off); + u32 *const block = (u32 *)(fw_sample + fw_off); + const u32 prfcnt_en = block[PANTHOR_CTR_PRFCNT_EN]; + + if (!panthor_perf_block_data(&sampler->desc, fw_off, &idx, &type)) + continue; + + /** + * TODO Data from the metadata block must be used to populate the + * block state information. + */ + if (type == DRM_PANTHOR_PERF_BLOCK_METADATA) { + /* + * The host must clear the SAMPLE_REASON to acknowledge it has + * consumed the sample. + */ + block[PANTHOR_CTR_SAMPLE_REASON] = 0; + continue; + } + + expand_enable_mask(prfcnt_en, expanded_em); + + blk->header = (struct drm_panthor_perf_block_header) { + .clock = 0, + .block_idx = idx, + .block_type = type, + .block_states = DRM_PANTHOR_PERF_BLOCK_STATE_UNKNOWN + }; + bitmap_to_arr64(blk->header.enable_mask, expanded_em, PANTHOR_PERF_EM_BITS); + + /* + * The four header counters must be treated differently, because they are + * not additive. For the fourth, the assignment does not matter, as it + * is reserved and should be zero. + */ + blk->counters[PANTHOR_CTR_TIMESTAMP_LO] = block[PANTHOR_CTR_TIMESTAMP_LO]; + blk->counters[PANTHOR_CTR_TIMESTAMP_HI] = block[PANTHOR_CTR_TIMESTAMP_HI]; + blk->counters[PANTHOR_CTR_PRFCNT_EN] = block[PANTHOR_CTR_PRFCNT_EN]; + + /* + * The host must clear PRFCNT_EN to acknowledge it has consumed the sample. + */ + block[PANTHOR_CTR_PRFCNT_EN] = 0; + + for (size_t k = PANTHOR_HEADER_COUNTERS; + k < ptdev->perf_info.counters_per_block; + k++) + blk->counters[k] += block[k]; + + ann_off += ann_block_size; + } + } + + return i; +} + +static size_t panthor_perf_get_fw_reported_size(struct panthor_device *ptdev) +{ + struct panthor_fw_global_iface *glb_iface = panthor_fw_get_glb_iface(ptdev); + + size_t fw_size = GLB_PERFCNT_FW_SIZE(glb_iface->control->perfcnt_size); + size_t hw_size = GLB_PERFCNT_HW_SIZE(glb_iface->control->perfcnt_size); + size_t md_size = PERFCNT_FEATURES_MD_SIZE(glb_iface->control->perfcnt_features); + + return md_size + fw_size + hw_size; +} + +#define PANTHOR_PERF_SET_BLOCK_DESC_DATA(__desc, __type, __blk_count, __phys_mask, __offset) \ + ({ \ + (__desc)->blocks[(__type)].offset = (__offset); \ + (__desc)->blocks[(__type)].block_count = (__blk_count); \ + (__desc)->blocks[(__type)].phys_mask = (__phys_mask); \ + if ((__blk_count)) \ + set_bit((__type), (__desc)->available_blocks); \ + (__offset) + ((__desc)->block_size) * (__blk_count); \ + }) + +static size_t get_reserved_shader_core_blocks(struct panthor_device *ptdev) +{ + const u64 sc_mask = ptdev->gpu_info.shader_present; + + return fls64(sc_mask); +} + +#define BLK_MASK(x) GENMASK_ULL((x) - 1, 0) + +static u64 get_shader_core_mask(struct panthor_device *ptdev) +{ + const u64 sc_mask = ptdev->gpu_info.shader_present; + + return BLK_MASK(hweight64(sc_mask)); +} + +static int panthor_perf_setup_fw_buffer_desc(struct panthor_device *ptdev, + struct panthor_perf_sampler *sampler) +{ + const struct drm_panthor_perf_info *const info = &ptdev->perf_info; + const size_t block_size = info->counters_per_block * PANTHOR_HW_COUNTER_SIZE; + struct panthor_perf_buffer_descriptor *desc = &sampler->desc; + const size_t fw_sample_size = panthor_perf_get_fw_reported_size(ptdev); + size_t offset = 0; + + desc->block_size = block_size; + + for (enum drm_panthor_perf_block_type type = 0; type < DRM_PANTHOR_PERF_BLOCK_MAX; type++) { + switch (type) { + case DRM_PANTHOR_PERF_BLOCK_METADATA: + if (info->flags & DRM_PANTHOR_PERF_BLOCK_STATES_SUPPORT) + offset = PANTHOR_PERF_SET_BLOCK_DESC_DATA(desc, type, 1, + BLK_MASK(1), offset); + break; + case DRM_PANTHOR_PERF_BLOCK_FW: + offset = PANTHOR_PERF_SET_BLOCK_DESC_DATA(desc, type, info->fw_blocks, + BLK_MASK(info->fw_blocks), + offset); + break; + case DRM_PANTHOR_PERF_BLOCK_CSHW: + offset = PANTHOR_PERF_SET_BLOCK_DESC_DATA(desc, type, info->cshw_blocks, + BLK_MASK(info->cshw_blocks), + offset); + break; + case DRM_PANTHOR_PERF_BLOCK_TILER: + offset = PANTHOR_PERF_SET_BLOCK_DESC_DATA(desc, type, info->tiler_blocks, + BLK_MASK(info->tiler_blocks), + offset); + break; + case DRM_PANTHOR_PERF_BLOCK_MEMSYS: + offset = PANTHOR_PERF_SET_BLOCK_DESC_DATA(desc, type, info->memsys_blocks, + BLK_MASK(info->memsys_blocks), + offset); + break; + case DRM_PANTHOR_PERF_BLOCK_SHADER: + offset = PANTHOR_PERF_SET_BLOCK_DESC_DATA(desc, type, + get_reserved_shader_core_blocks(ptdev), + get_shader_core_mask(ptdev), + offset); + break; + case DRM_PANTHOR_PERF_BLOCK_MAX: + drm_WARN_ON_ONCE(&ptdev->base, + "DRM_PANTHOR_PERF_BLOCK_MAX should be unreachable!"); + break; + } + } + + /* Computed size is not the same as the reported size, so we should not proceed in + * initializing the sampling session. + */ + if (offset != fw_sample_size) + return -EINVAL; + + desc->buffer_size = offset; + + return 0; +} + +static int panthor_perf_fw_stop_sampling(struct panthor_device *ptdev) +{ + struct panthor_fw_global_iface *glb_iface = panthor_fw_get_glb_iface(ptdev); + u32 acked; + int ret; + + if (~READ_ONCE(glb_iface->input->req) & GLB_PERFCNT_ENABLE) + return 0; + + panthor_fw_update_reqs(glb_iface, req, 0, GLB_PERFCNT_ENABLE); + gpu_write(ptdev, CSF_DOORBELL(CSF_GLB_DOORBELL_ID), 1); + ret = panthor_fw_glb_wait_acks(ptdev, GLB_PERFCNT_ENABLE, &acked, 100); + if (ret) + drm_warn(&ptdev->base, "Could not disable performance counters"); + + return ret; +} + +static int panthor_perf_fw_start_sampling(struct panthor_device *ptdev) +{ + struct panthor_fw_global_iface *glb_iface = panthor_fw_get_glb_iface(ptdev); + u32 acked; + int ret; + + if (READ_ONCE(glb_iface->input->req) & GLB_PERFCNT_ENABLE) + return 0; + + panthor_fw_update_reqs(glb_iface, req, GLB_PERFCNT_ENABLE, GLB_PERFCNT_ENABLE); + gpu_write(ptdev, CSF_DOORBELL(CSF_GLB_DOORBELL_ID), 1); + ret = panthor_fw_glb_wait_acks(ptdev, GLB_PERFCNT_ENABLE, &acked, 100); + if (ret) + drm_warn(&ptdev->base, "Could not enable performance counters"); + + return ret; +} + +static void panthor_perf_fw_write_config(struct panthor_perf_sampler *sampler, + struct panthor_perf_enable_masks *em) +{ + struct panthor_fw_global_iface *glb_iface = panthor_fw_get_glb_iface(sampler->ptdev); + u32 perfcnt_config; + + glb_iface->input->perfcnt_csf_enable = + compress_enable_mask(em->mask[DRM_PANTHOR_PERF_BLOCK_CSHW]); + glb_iface->input->perfcnt_shader_enable = + compress_enable_mask(em->mask[DRM_PANTHOR_PERF_BLOCK_SHADER]); + glb_iface->input->perfcnt_mmu_l2_enable = + compress_enable_mask(em->mask[DRM_PANTHOR_PERF_BLOCK_MEMSYS]); + glb_iface->input->perfcnt_tiler_enable = + compress_enable_mask(em->mask[DRM_PANTHOR_PERF_BLOCK_TILER]); + glb_iface->input->perfcnt_fw_enable = + compress_enable_mask(em->mask[DRM_PANTHOR_PERF_BLOCK_FW]); + + WRITE_ONCE(glb_iface->input->perfcnt_as, panthor_vm_as(panthor_fw_vm(sampler->ptdev))); + WRITE_ONCE(glb_iface->input->perfcnt_base, panthor_kernel_bo_gpuva(sampler->rb)); + + perfcnt_config = GLB_PERFCNT_CONFIG_SIZE(perf_ringbuf_slots); + perfcnt_config |= GLB_PERFCNT_CONFIG_SET(sampler->set_config); + if (sampler->ptdev->perf_info.flags & DRM_PANTHOR_PERF_BLOCK_STATES_SUPPORT) + perfcnt_config |= GLB_PERFCNT_METADATA_ENABLE; + + WRITE_ONCE(glb_iface->input->perfcnt_config, perfcnt_config); + + /** + * The spec mandates that the host zero the PRFCNT_EXTRACT register before an enable + * operation, and each (re-)enable will require an enable-disable pair to program + * the new changes onto the FW interface. + */ + WRITE_ONCE(glb_iface->input->perfcnt_extract, 0); +} + +static void panthor_perf_fw_write_sampler_config(struct panthor_perf_sampler *sampler) +{ + panthor_perf_fw_write_config(sampler, sampler->em); +} + +static void session_populate_sample_header(struct panthor_perf_session *session, + struct drm_panthor_perf_sample_header *hdr, u8 set) +{ + *hdr = (struct drm_panthor_perf_sample_header) { + .block_set = set, + .user_data = session->user_data, + .timestamp_start_ns = session->sample_start_ns, + /** + * TODO This should be changed to use the GPU clocks and the TIMESTAMP register, + * when support is added. + */ + .timestamp_end_ns = ktime_get_raw_ns(), + }; +} + +/** + * session_accumulate_sample - Accumulate the counters that are requested by the session + * into the target buffer. + * + * @ptdev: Panthor device + * @session: Perf session + * @session_sample: Starting offset of the sample in the userspace mapping. + * @sampler_sample: Starting offset of the sample in the sampler intermediate buffer. + * + * The hardware supports counter selection at the granularity of 1 bit per 4 counters, and there + * is a single global FW frontend to program the counter requests from multiple sessions. This may + * lead to a large disparity between the requested and provided counters for an individual client. + * To remove this cross-talk, we patch out the counters that have not been requested by this + * session and update the PRFCNT_EN, the header counter containing a bitmask of enabled counters, + * accordingly. + */ +static void session_accumulate_sample(struct panthor_device *ptdev, + struct panthor_perf_session *session, + u8 *session_sample, u8 *sampler_sample) +{ + const struct drm_panthor_perf_info *const perf_info = &ptdev->perf_info; + const size_t block_size = get_annotated_block_size(perf_info->counters_per_block); + const size_t sample_size = session_get_user_sample_size(perf_info); + const size_t sample_header_size = sizeof(struct drm_panthor_perf_sample_header); + const size_t data_size = sample_size - sample_header_size; + struct drm_panthor_perf_sample_header *hdr = (typeof(hdr))session_sample; + + hdr->timestamp_end_ns = ktime_get_raw_ns(); + + session_sample += sample_header_size; + + for (size_t i = 0; i < data_size; i += block_size) { + size_t ctr_idx; + DECLARE_BITMAP(enabled_ctrs, PANTHOR_PERF_EM_BITS); + struct panthor_perf_counter_block *dst_blk = (typeof(dst_blk))(session_sample + i); + struct panthor_perf_counter_block *src_blk = (typeof(src_blk))(sampler_sample + i); + + bitmap_from_arr64(enabled_ctrs, dst_blk->header.enable_mask, PANTHOR_PERF_EM_BITS); + bitmap_clear(enabled_ctrs, 0, 4); + + dst_blk->counters[PANTHOR_CTR_TIMESTAMP_HI] = + src_blk->counters[PANTHOR_CTR_TIMESTAMP_HI]; + dst_blk->counters[PANTHOR_CTR_TIMESTAMP_LO] = + src_blk->counters[PANTHOR_CTR_TIMESTAMP_LO]; + + for_each_set_bit(ctr_idx, enabled_ctrs, PANTHOR_PERF_EM_BITS) + dst_blk->counters[ctr_idx] += src_blk->counters[ctr_idx]; + } +} + +static void panthor_perf_fw_request_sample(struct panthor_perf_sampler *sampler) +{ + struct panthor_fw_global_iface *glb_iface = panthor_fw_get_glb_iface(sampler->ptdev); + + panthor_fw_toggle_reqs(glb_iface, req, ack, GLB_PERFCNT_SAMPLE); + gpu_write(sampler->ptdev, CSF_DOORBELL(CSF_GLB_DOORBELL_ID), 1); +} + +/** + * session_populate_sample - Write out a new sample into a previously populated slot in the user + * ringbuffer and update both the header of the block and the PRFCNT_EN + * counter to contain only the selected subset of counters for that block. + * + * @ptdev: Panthor device + * @session: Perf session + * @session_sample: Pointer aligned to the start of the data section of the sample in the targeted + * slot. + * @sampler_sample: Pointer aligned to the start of the data section of the intermediate sampler + * buffer. + * + * When a new sample slot is targeted, it must be cleared of the data already existing there, + * enabling a direct copy from the intermediate buffer and then zeroing out any counters + * that are not required for the current session. + */ +static void session_populate_sample(struct panthor_device *ptdev, + struct panthor_perf_session *session, u8 *session_sample, + u8 *sampler_sample) +{ + const struct drm_panthor_perf_info *const perf_info = &ptdev->perf_info; + + const size_t block_size = get_annotated_block_size(perf_info->counters_per_block); + const size_t sample_size = session_get_user_sample_size(perf_info); + const size_t sample_header_size = sizeof(struct drm_panthor_perf_sample_header); + const size_t data_size = sample_size - sample_header_size; + + memcpy(session_sample, sampler_sample, sample_size); + + session_populate_sample_header(session, + (struct drm_panthor_perf_sample_header *)session_sample, + ptdev->perf->sampler.set_config); + + session_sample += sample_header_size; + + for (size_t i = 0; i < data_size; i += block_size) { + size_t ctr_idx; + DECLARE_BITMAP(em_diff, PANTHOR_PERF_EM_BITS); + struct panthor_perf_counter_block *blk = (typeof(blk))(session_sample + i); + enum drm_panthor_perf_block_type type = blk->header.block_type; + unsigned long *blk_em = session->enabled_counters->mask[type]; + + bitmap_from_arr64(em_diff, blk->header.enable_mask, PANTHOR_PERF_EM_BITS); + + bitmap_andnot(em_diff, em_diff, blk_em, PANTHOR_PERF_EM_BITS); + bitmap_clear(em_diff, 0, 4); + + blk->counters[PANTHOR_CTR_PRFCNT_EN] = compress_enable_mask(blk_em); + + for_each_set_bit(ctr_idx, em_diff, PANTHOR_PERF_EM_BITS) + blk->counters[ctr_idx] = 0; + + bitmap_to_arr64(&blk->header.enable_mask, blk_em, PANTHOR_PERF_EM_BITS); + } +} + +static int session_copy_sample(struct panthor_device *ptdev, struct panthor_perf_session *session) +{ + struct panthor_perf *perf = ptdev->perf; + const size_t sample_size = session_get_user_sample_size(&ptdev->perf_info); + const u32 insert_idx = session_read_insert_idx(session); + const u32 extract_idx = session_read_extract_idx(session); + u8 *new_sample; + + if (!CIRC_SPACE_TO_END(insert_idx, extract_idx, session->ringbuf_slots)) + return -ENOSPC; + + if (READ_ONCE(session->pending_sample_request) == SAMPLE_TYPE_INITIAL) + return 0; + + new_sample = session->samples + insert_idx * sample_size; + + if (session->accum_idx != insert_idx) + session_populate_sample(ptdev, session, new_sample, perf->sampler.sample); + else + session_accumulate_sample(ptdev, session, new_sample, perf->sampler.sample); + + return 0; +} + +static void session_emit_sample(struct panthor_perf_session *session) +{ + const u32 insert_idx = session_read_insert_idx(session); + const enum session_sample_type type = READ_ONCE(session->pending_sample_request); + + if (type == SAMPLE_TYPE_INITIAL || type == SAMPLE_TYPE_NONE) + goto reset_sample_request; + + session->accum_idx = insert_idx; + session_write_insert_idx(session, (insert_idx + 1) % session->ringbuf_slots); + + /* Since we are about to notify userspace, we must ensure that all changes to memory + * are visible. + */ + wmb(); + + eventfd_signal(session->eventfd); + +reset_sample_request: + WRITE_ONCE(session->pending_sample_request, SAMPLE_TYPE_NONE); +} + +#define PRFCNT_IRQS (GLB_PERFCNT_OVERFLOW | GLB_PERFCNT_SAMPLE | GLB_PERFCNT_THRESHOLD) + +void panthor_perf_report_irq(struct panthor_device *ptdev, u32 status) +{ + struct panthor_perf *const perf = ptdev->perf; + struct panthor_perf_sampler *sampler; + struct panthor_fw_global_iface *glb_iface = panthor_fw_get_glb_iface(ptdev); + + if (!(status & JOB_INT_GLOBAL_IF)) + return; + + if (!perf) + return; + + sampler = &perf->sampler; + + /* TODO This needs locking. */ + const u32 ack = READ_ONCE(glb_iface->output->ack); + const u32 fw_events = sampler->last_ack ^ ack; + + sampler->last_ack = ack; + + if (!(fw_events & PRFCNT_IRQS)) + return; + + /* TODO Fix up the error handling for overflow. */ + if (drm_WARN_ON_ONCE(&ptdev->base, fw_events & GLB_PERFCNT_OVERFLOW)) + return; + + if (fw_events & (GLB_PERFCNT_SAMPLE | GLB_PERFCNT_THRESHOLD)) { + const u32 extract_idx = READ_ONCE(glb_iface->input->perfcnt_extract); + const u32 insert_idx = READ_ONCE(glb_iface->output->perfcnt_insert); + + WRITE_ONCE(glb_iface->input->perfcnt_extract, + panthor_perf_handle_sample(ptdev, extract_idx, insert_idx)); + } + + scoped_guard(mutex, &sampler->sampler_lock) + { + struct list_head *pos; + + list_for_each(pos, &sampler->session_list) { + struct panthor_perf_session *session = list_entry(pos, + struct panthor_perf_session, sessions); + + session_copy_sample(ptdev, session); + } + } + + scoped_guard(spinlock_irqsave, &sampler->pend_lock) { + struct list_head *pos, *tmp; + + list_for_each_safe(pos, tmp, &sampler->pending_samples) { + struct panthor_perf_session *session = list_entry(pos, + struct panthor_perf_session, pending); + + session_emit_sample(session); + list_del(pos); + session_put(session); + } + } + + memset(sampler->sample, 0, session_get_user_sample_size(&ptdev->perf_info)); + sampler->sample_requested = false; + complete(&sampler->sample_handled); +} + +static int panthor_perf_sampler_init(struct panthor_perf_sampler *sampler, + struct panthor_device *ptdev) +{ + struct panthor_kernel_bo *bo; + u8 *sample; + int ret; + + ret = panthor_perf_setup_fw_buffer_desc(ptdev, sampler); + if (ret) { + drm_err(&ptdev->base, + "Failed to setup descriptor for FW ring buffer, err = %d", ret); + return ret; + } + + bo = panthor_kernel_bo_create(ptdev, panthor_fw_vm(ptdev), + sampler->desc.buffer_size * perf_ringbuf_slots, + DRM_PANTHOR_BO_NO_MMAP, + DRM_PANTHOR_VM_BIND_OP_MAP_NOEXEC | + DRM_PANTHOR_VM_BIND_OP_MAP_UNCACHED, + PANTHOR_VM_KERNEL_AUTO_VA); + + if (IS_ERR_OR_NULL(bo)) + return IS_ERR(bo) ? PTR_ERR(bo) : -ENOMEM; + + ret = panthor_kernel_bo_vmap(bo); + if (ret) + goto cleanup_bo; + + sample = kzalloc(session_get_user_sample_size(&ptdev->perf_info), GFP_KERNEL); + if (ZERO_OR_NULL_PTR(sample)) { + ret = -ENOMEM; + goto cleanup_vmap; + } + + sampler->rb = bo; + sampler->sample = sample; + sampler->sample_slots = perf_ringbuf_slots; + sampler->em = kzalloc(sizeof(*sampler->em), GFP_KERNEL); + + mutex_init(&sampler->sampler_lock); + spin_lock_init(&sampler->pend_lock); + INIT_LIST_HEAD(&sampler->session_list); + INIT_LIST_HEAD(&sampler->pending_samples); + init_completion(&sampler->sample_handled); + + sampler->ptdev = ptdev; + + return 0; + +cleanup_vmap: + panthor_kernel_bo_vunmap(bo); + +cleanup_bo: + panthor_kernel_bo_destroy(bo); + + return ret; +} + +static void panthor_perf_sampler_term(struct panthor_perf_sampler *sampler) +{ + int ret; + + if (sampler->sample_requested) + wait_for_completion_killable(&sampler->sample_handled); + + panthor_perf_fw_write_config(sampler, &(struct panthor_perf_enable_masks){}); + + ret = panthor_perf_fw_stop_sampling(sampler->ptdev); + if (ret) + drm_warn_once(&sampler->ptdev->base, "Sampler termination failed, ret = %d", ret); + + kfree(sampler->sample); + + panthor_kernel_bo_destroy(sampler->rb); +} + +static int panthor_perf_sampler_add(struct panthor_perf_sampler *sampler, + struct panthor_perf_session *session, u8 set) +{ + int ret = 0; + struct panthor_perf_enable_masks *session_em = session->enabled_counters; + + guard(mutex)(&sampler->sampler_lock); + + /* Early check for whether a new set can be configured. */ + if (!atomic_read(&sampler->enabled_clients)) + sampler->set_config = set; + else + if (sampler->set_config != set) + return -EBUSY; + + panthor_perf_em_add(sampler->em, session_em); + ret = pm_runtime_resume_and_get(sampler->ptdev->base.dev); + if (ret) + return ret; + + if (atomic_read(&sampler->enabled_clients)) { + ret = panthor_perf_fw_stop_sampling(sampler->ptdev); + if (ret) + return ret; + } + + panthor_perf_fw_write_sampler_config(sampler); + + ret = panthor_perf_fw_start_sampling(sampler->ptdev); + if (ret) + return ret; + + session_get(session); + list_add_tail(&session->sessions, &sampler->session_list); + atomic_inc(&sampler->enabled_clients); + + return 0; +} + +static int panthor_perf_sampler_remove_session(struct panthor_perf_sampler *sampler, + struct panthor_perf_session *session) +{ + int ret; + struct list_head *snode; + + guard(mutex)(&sampler->sampler_lock); + + list_del_init(&session->sessions); + session_put(session); + + panthor_perf_em_zero(sampler->em); + list_for_each(snode, &sampler->session_list) + { + struct panthor_perf_session *session = + container_of(snode, typeof(*session), sessions); + + panthor_perf_em_add(sampler->em, session->enabled_counters); + } + + ret = panthor_perf_fw_stop_sampling(sampler->ptdev); + if (ret) + return ret; + + atomic_dec(&sampler->enabled_clients); + pm_runtime_put_sync(sampler->ptdev->base.dev); + + panthor_perf_fw_write_sampler_config(sampler); + + if (atomic_read(&sampler->enabled_clients)) + return panthor_perf_fw_start_sampling(sampler->ptdev); + return 0; +} + /** * panthor_perf_init - Initialize the performance counter subsystem. * @ptdev: Panthor device @@ -357,6 +1310,10 @@ int panthor_perf_init(struct panthor_device *ptdev) .max = 1, }; + ret = panthor_perf_sampler_init(&perf->sampler, ptdev); + if (ret) + return ret; + drm_info(&ptdev->base, "Performance counter subsystem initialized"); ptdev->perf = no_free_ptr(perf); @@ -364,13 +1321,67 @@ int panthor_perf_init(struct panthor_device *ptdev) return ret; } -static size_t session_get_user_sample_size(const struct drm_panthor_perf_info *const info) +static int sampler_request(struct panthor_perf_sampler *sampler, + struct panthor_perf_session *session, enum session_sample_type type) { - const size_t block_size = get_annotated_block_size(info->counters_per_block); - const size_t block_nr = info->cshw_blocks + info->fw_blocks + - info->tiler_blocks + info->memsys_blocks + info->shader_blocks; + guard(spinlock_irqsave)(&sampler->pend_lock); - return sizeof(struct drm_panthor_perf_sample_header) + (block_size * block_nr); + /* + * If a previous sample has not been handled yet, the session cannot request another + * sample. If this happens too often, the requested sample rate is too high. + */ + if (READ_ONCE(session->pending_sample_request) != SAMPLE_TYPE_NONE) + return -EBUSY; + + WRITE_ONCE(session->pending_sample_request, type); + session_get(session); + list_add_tail(&session->pending, &sampler->pending_samples); + + if (!sampler->sample_requested) { + reinit_completion(&sampler->sample_handled); + sampler->sample_requested = true; + panthor_perf_fw_request_sample(sampler); + } + + return 0; +} + +/** + * panthor_perf_sampler_request_initial - Request an initial sample. + * @sampler: Panthor sampler + * @session: Target session + * + * Perform a synchronous sample that gets immediately discarded. This sets a baseline at the point + * of time a new session is started, to avoid having counters from before the session. + */ +static int panthor_perf_sampler_request_initial(struct panthor_perf_sampler *sampler, + struct panthor_perf_session *session) +{ + int ret = sampler_request(sampler, session, SAMPLE_TYPE_INITIAL); + + if (ret) + return ret; + + return wait_for_completion_timeout(&sampler->sample_handled, + msecs_to_jiffies(1000)); +} + +/** + * panthor_perf_sampler_request_sample - Request a counter sample for the userspace client. + * @sampler: Panthor sampler + * @session: Target session + * + * A session that has already requested a sample cannot request another one until the previous + * sample has been delivered. + * + * Return: + * * %0 - The sample has been requested successfully. + * * %-EBUSY - The target session has already requested a sample and has not received it yet. + */ +static int panthor_perf_sampler_request_sample(struct panthor_perf_sampler *sampler, + struct panthor_perf_session *session) +{ + return sampler_request(sampler, session, SAMPLE_TYPE_REGULAR); } static int session_validate_set(u8 set) @@ -401,8 +1412,8 @@ static int session_validate_set(u8 set) * Return: non-negative session identifier on success or negative error code on failure. */ int panthor_perf_session_setup(struct panthor_device *ptdev, struct panthor_perf *perf, - struct drm_panthor_perf_cmd_setup *setup_args, - struct panthor_file *pfile) + struct drm_panthor_perf_cmd_setup *setup_args, + struct panthor_file *pfile) { struct panthor_perf_session *session; struct drm_gem_object *ringbuffer; @@ -494,6 +1505,10 @@ int panthor_perf_session_setup(struct panthor_device *ptdev, struct panthor_perf kref_init(&session->ref); session->enabled_counters = em; + ret = panthor_perf_sampler_add(&perf->sampler, session, setup_args->block_set); + if (ret) + goto cleanup_xa_alloc; + session->sample_freq_ns = setup_args->sample_freq_ns; session->user_sample_size = user_sample_size; session->ring_buf = ringbuffer; @@ -504,6 +1519,9 @@ int panthor_perf_session_setup(struct panthor_device *ptdev, struct panthor_perf return session_id; +cleanup_xa_alloc: + xa_store(&perf->sessions, session_id, NULL, GFP_KERNEL); + cleanup_em: kfree(em); @@ -529,8 +1547,10 @@ int panthor_perf_session_setup(struct panthor_device *ptdev, struct panthor_perf } static int session_stop(struct panthor_perf *perf, struct panthor_perf_session *session, - u64 user_data) + u64 user_data) { + int ret; + if (!test_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state)) return 0; @@ -543,14 +1563,17 @@ static int session_stop(struct panthor_perf *perf, struct panthor_perf_session * session->user_data = user_data; + ret = panthor_perf_sampler_request_sample(&perf->sampler, session); + if (ret) + return ret; + clear_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state); - /* TODO Calls to the FW interface will go here in later patches. */ return 0; } static int session_start(struct panthor_perf *perf, struct panthor_perf_session *session, - u64 user_data) + u64 user_data) { if (test_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state)) return 0; @@ -564,12 +1587,11 @@ static int session_start(struct panthor_perf *perf, struct panthor_perf_session if (session->sample_freq_ns) session->user_data = user_data; - /* TODO Calls to the FW interface will go here in later patches. */ - return 0; + return panthor_perf_sampler_request_initial(&perf->sampler, session); } static int session_sample(struct panthor_perf *perf, struct panthor_perf_session *session, - u64 user_data) + u64 user_data) { if (!test_bit(PANTHOR_PERF_SESSION_ACTIVE, session->state)) return 0; @@ -592,14 +1614,16 @@ static int session_sample(struct panthor_perf *perf, struct panthor_perf_session session->sample_start_ns = ktime_get_raw_ns(); session->user_data = user_data; - return 0; + return panthor_perf_sampler_request_sample(&perf->sampler, session); } static int session_destroy(struct panthor_perf *perf, struct panthor_perf_session *session) { + int ret = panthor_perf_sampler_remove_session(&perf->sampler, session); + session_put(session); - return 0; + return ret; } static int session_teardown(struct panthor_perf *perf, struct panthor_perf_session *session) @@ -675,7 +1699,7 @@ int panthor_perf_session_teardown(struct panthor_file *pfile, struct panthor_per * Return: 0 on success, negative error code on failure. */ int panthor_perf_session_start(struct panthor_file *pfile, struct panthor_perf *perf, - u32 sid, u64 user_data) + u32 sid, u64 user_data) { struct panthor_perf_session *session = session_find(pfile, perf, sid); int err; @@ -708,7 +1732,7 @@ int panthor_perf_session_start(struct panthor_file *pfile, struct panthor_perf * * Return: 0 on success, negative error code on failure. */ int panthor_perf_session_stop(struct panthor_file *pfile, struct panthor_perf *perf, - u32 sid, u64 user_data) + u32 sid, u64 user_data) { struct panthor_perf_session *session = session_find(pfile, perf, sid); int err; @@ -739,7 +1763,7 @@ int panthor_perf_session_stop(struct panthor_file *pfile, struct panthor_perf *p * Return: 0 on success, negative error code on failure. */ int panthor_perf_session_sample(struct panthor_file *pfile, struct panthor_perf *perf, - u32 sid, u64 user_data) + u32 sid, u64 user_data) { struct panthor_perf_session *session = session_find(pfile, perf, sid); int err; @@ -806,6 +1830,8 @@ void panthor_perf_unplug(struct panthor_device *ptdev) xa_destroy(&perf->sessions); + panthor_perf_sampler_term(&perf->sampler); + kfree(ptdev->perf); ptdev->perf = NULL; diff --git a/drivers/gpu/drm/panthor/panthor_perf.h b/drivers/gpu/drm/panthor/panthor_perf.h index 89d61cd1f017..c482198b6fbd 100644 --- a/drivers/gpu/drm/panthor/panthor_perf.h +++ b/drivers/gpu/drm/panthor/panthor_perf.h @@ -28,5 +28,7 @@ int panthor_perf_session_sample(struct panthor_file *pfile, struct panthor_perf u32 sid, u64 user_data); void panthor_perf_session_destroy(struct panthor_file *pfile, struct panthor_perf *perf); +void panthor_perf_report_irq(struct panthor_device *ptdev, u32 status); + #endif /* __PANTHOR_PERF_H__ */ From patchwork Tue Apr 1 15:48:21 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lukas Zapolskas X-Patchwork-Id: 14035062 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4E3F4C36018 for ; Tue, 1 Apr 2025 15:49:09 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id B249910E5FE; Tue, 1 Apr 2025 15:49:08 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.b="Psr0hmAn"; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="Psr0hmAn"; dkim-atps=neutral Received: from MRWPR03CU001.outbound.protection.outlook.com (mail-francesouthazon11011036.outbound.protection.outlook.com [40.107.130.36]) by gabe.freedesktop.org (Postfix) with ESMTPS id F0A1510E602 for ; Tue, 1 Apr 2025 15:49:06 +0000 (UTC) ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=d3WhYetztL8OoHP46Du2tfaJT/BctL7wuDR8mAjqxc8fFZEwuiTsCagqfOEu07vfnBkclxTLi0vp+yzjC9ptRSiRQhP9cnqdZwkMslHVvUsp0+cBR8JjXuUEAsoUGrHYVWW7IuVdB2lGPclraoDAf8tvzLf2TKaGd0q2JZPn4AyELOffsEPwEUU7aDKA+sz2ep0Jni2AOqg/leSOrlIrErRmQlAoyNxX923cLPEuiV5IRIvlEZRoXv0+b3tYFqO2d9VneTvs26bzjAjOwUF+9keetWtK5XwZZ+Jo0BUeOQiCE8Wh/fIHPT0/KNysWKAdMvwnMMSOFPvpCF5UBpvrCA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=73aJ/NgW4EkLrd1krm3aj73AkSedo8cBOtOcevIJ3xI=; b=KEE7lfm34mVnLgnMfE1K9tCASDA972IZIJJtnfKXWTi7YeDf43QlHv6oK4s94Vq49vhx/HyRK8ASo9MQLH9Iz4oi1O1z9anrXLDHz6MmUPBPVbx2A8CGrhupwGrVDl35DQNTl2Djbkg6+59wi8/VMfaIC+Ze7rgS6QiqOaJdzD2pwdi4cdBgMREYZVd7rJWVrgkATJ5u3Ul8pR/k3CFseCF9PEMfxA7Skbx5iuHvOR9m4dNjr91K82f7KNlXeazS56JpLxTVg6EIT+jhv32a12r6TtR0bygR8kDfi9Im/TEX4uF7zp872Zws6iNRNmmTOAPqM6+SkAUdzJ6d2EN8hA== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=73aJ/NgW4EkLrd1krm3aj73AkSedo8cBOtOcevIJ3xI=; b=Psr0hmAnnMUxJ63tm3LV2koB6DVi/itVyHWIY4kPjVeL0Uq/iv84l/mOr3kjfe5XdmQI9gKl6I3xDx9gUGMhkPd+dR0qrNW0b2yTi1YZvonYyaSQRWa/5D5w6SNwLqPaIo8FHEJBgUOxPuBY0nojOYkwMVBAooRpE/176SiIfhs= Received: from DUZPR01CA0079.eurprd01.prod.exchangelabs.com (2603:10a6:10:46a::16) by GVXPR08MB7701.eurprd08.prod.outlook.com (2603:10a6:150:6d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.50; Tue, 1 Apr 2025 15:48:56 +0000 Received: from DU6PEPF0000B621.eurprd02.prod.outlook.com (2603:10a6:10:46a:cafe::5d) by DUZPR01CA0079.outlook.office365.com (2603:10a6:10:46a::16) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8583.39 via Frontend Transport; Tue, 1 Apr 2025 15:48:56 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DU6PEPF0000B621.mail.protection.outlook.com (10.167.8.138) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8606.22 via Frontend Transport; Tue, 1 Apr 2025 15:48:56 +0000 Received: ("Tessian outbound 8df300e92501:v604"); Tue, 01 Apr 2025 15:48:55 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: f877ce8a26a71364 X-TessianGatewayMetadata: oHNERHLLSIuK45Qn4WjcaR8YD+44SIV0c5uhxWi/9qc6kjsQR/FSkxNF9NHjyATuzEYO3ztuWTkzNT7avEtgqMjSiv0id4Y4OXo1JODvoBzsKvl6XJNcVJc1GBfAdKJ4xPup6NuGkO/tETr1ZZus1wihxKkVvhi9kGcs+KBuZJT8PeSBiLkC1ZKX6hHVFjnilHeMoM2mXSofbsJu1vRi/w== X-CR-MTA-TID: 64aa7808 Received: from L037f915c84da.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 0A66C371-A3FD-4516-8548-5403BDA98438.1; Tue, 01 Apr 2025 15:48:49 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L037f915c84da.2 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Tue, 01 Apr 2025 15:48:49 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=auyrbq0jYWdHp1I81vnBt+HDZO/Ah2/Z5KBln9Nd8CE0vRWcR1Q7HnYMvNIYYdOzaZZxQWrKN6E0EyF/hsaCnqzi9bejR/rCTdPseqDGi1mDdXc8UCw/55vT0iVIjTLNsje4sRJI6Y9uqXLwO1vHtL5990s4CFY5rHPgOly+/xqMdGjXf1LtFpRL7PDrYFa1gEpNhuIEz1fVlXSYgXFbTWWBNC3GJwH1gR5XpTWg+IgCeOhAz7IKXYXijKkldrmlN+dMy2z3JQ17+lTDazLKnr+gaAKY/EJcZT986+DLuMQ7KjDahumxKV2gNIuzzNs6jUcIrlYR9JOYiId/dsThPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=73aJ/NgW4EkLrd1krm3aj73AkSedo8cBOtOcevIJ3xI=; b=QS2juvUtvvWlJF1ik2mdd/Rz1U+naA7hCITEqLgaaYgQYx0WwHf2UjkquMQ6hhxJtg8ZeAv4j/ncxk5fMRQoRjBBNu9+Z4fFcOkkAsT0aGGSjo/1uZW07vu/1GHX9Kzz2BQFBxFD7fwMmQypKcAtpO/A8hOAP1FukU0NGu7Hw696xOh1DyL24rV+7JpFqYNnIncBoMclfW/SuuZnvvkiIpW6GVpJulRuihnwk4HG5Nn5MbCtsuaWyZDYic19OR2oG7LBsj+nAmzy6doXma4jZcP/mt3F7Tj0hP/wcTerL9gFKPlglhfSCHAMnLIXCR/zUsHyLAx7tHiMNrPbWqXwGA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=73aJ/NgW4EkLrd1krm3aj73AkSedo8cBOtOcevIJ3xI=; b=Psr0hmAnnMUxJ63tm3LV2koB6DVi/itVyHWIY4kPjVeL0Uq/iv84l/mOr3kjfe5XdmQI9gKl6I3xDx9gUGMhkPd+dR0qrNW0b2yTi1YZvonYyaSQRWa/5D5w6SNwLqPaIo8FHEJBgUOxPuBY0nojOYkwMVBAooRpE/176SiIfhs= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) by DU0PR08MB8279.eurprd08.prod.outlook.com (2603:10a6:10:40d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:48:47 +0000 Received: from AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc]) by AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc%6]) with mapi id 15.20.8534.048; Tue, 1 Apr 2025 15:48:47 +0000 From: Lukas Zapolskas To: Boris Brezillon , Steven Price , Liviu Dudau , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: =?utf-8?q?Adri=C3=A1n_Larumbe?= , Lukas Zapolskas Subject: [PATCH v3 6/7] drm/panthor: Add suspend, resume and reset handling Date: Tue, 1 Apr 2025 16:48:21 +0100 Message-Id: <55457330ddeaa95ad389076b7ad01be452836ae2.1743517880.git.lukas.zapolskas@arm.com> X-Mailer: git-send-email 2.33.0.dirty In-Reply-To: References: X-ClientProxiedBy: LO0P123CA0009.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:354::14) To AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AM0PR08MB3315:EE_|DU0PR08MB8279:EE_|DU6PEPF0000B621:EE_|GVXPR08MB7701:EE_ X-MS-Office365-Filtering-Correlation-Id: 361fba0e-37b3-4aa4-54d0-08dd7134b61e X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|366016|376014|921020; X-Microsoft-Antispam-Message-Info-Original: 79tkHEDLbsA/NyQjgbBLjF5+7u/szp7v0JekKkjHgqkYRURNsjcq4STDLNrL4XwuPp17bmvrXr/GW0YE8+eS59322mp7zY6x/MDB7zOrKc6Y7TW49IK58nOp3YazQL8fz6dFhADYkuaacxSxIqADLIpntx+utA+P5jZl/ZHxc+K9PcOAKIVVPsq3cAZ4qxJXg6pRG4/Xx7+o7IyQcPSMceXEJyE92IMvc49ugKzQkq9rB9pkzQbyeJDr/VdG+29LUwSOTj8yQ6B8VlUMaIrzedh51A+CJzCVvXpRTUyLBGMncbtSzFsUcCoVNUcXl3cnVRWIMaTmkziZ/EfBHZvyommA+87U0eiltSQnPO9mL1FQEtDkQYZIMi+MQG7y4vv/ugnws0ywOyFCEtBVqOapWhQZmAh9gD8gjtGptqCJLynLEM40MeaiNZkXn1n1zyjfDop70gfF0l8IH0lmS51tTvv0LAErIvntynzUAezRI/wnGPQ3mvj/hcGGNlv6uIZLGKmV3nNoue3+s54R4uwMYwIW8FDTnIQnZciHPCivmFa22oVd+4/D9Zfp2NaDuqG5fW/yBTIyp+7NsISBd8ULEkpqyqrTQYnnsIWPkFURX6M/ONwjOSIlbCPRYccxndpMji6slAfR7P4M7jYgo+3juAgELKhwOTydfGFuXcqk4Pyh0GZ614e3c3cuLOFIEY8pZ2jabhWG5RepZeU7vzPFqnIoCtT4G7SpCO67euZoCy5leD+MEeLzbk9Tq6P66bP6GXqclxLK8d6CH32pAXxW78cF48fKz0MT2sSah7+wgVM3EAS90WmYmtJBLUoT1LvoHmDV/LsNXnjQH8k5Yil6b+VG6b/Ykv342hcUwk8H4KQ0BLVdQbJZtEDCTuRzqOx4yo/dmHkwthkZ0sBtKt3Dr9qz7nyOkLf1uNBspYVutJM7xs4ML3thYJ75PDeCoFN2NyOnCAV51iPrMTA+bJ+QcGT7Zf2lWXKjL7ZGlBzY1ZwgEZN6shbTWcbXuX+UXujWct7oMWnqaJNo9+yj1CNiPc4rand8H9V9AfrE6yskBBxVqe6OzrRUaje77fT4IiTBSSbI03CXHzIx8hlTOFu21bL4rkAav6gIVhgv7fFQcu8bqU/rwm+VBLuf9SXFesPQca9n2q744JHrccVjpVlh05mIGc5kaPe0JQZz5h/FhSI0Xcyc1DVeJ7S4JdY2ZAyYgaAVNQBxbSJb9KePcBNpR8KIJndkGOAzgXoSW4rJ2/ItKJZpESy3MMal27/+qTs6zTgxsVVjEWb+VnAS4qaApiJ4XoM9jXnK7aAmxnhRRbamgx5DYGKre7b2qHSJqMkTdFqrVLhSa2Bjk/6QobPC9T/ALUchDIkeryx6bO+P9bbrWREf9dknVACECOA+qf86bePMRAjK3xpOJ6X68ckNJeeOWkQppoCLOLRJVpwqtr4= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM0PR08MB3315.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(366016)(376014)(921020); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8279 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:208:5c::16]; domain=AM0PR08MB3315.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: DU6PEPF0000B621.eurprd02.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: c457a5ca-72c1-41cd-6aaa-08dd7134b0ec X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|36860700013|35042699022|14060799003|376014|82310400026|921020; X-Microsoft-Antispam-Message-Info: er8VBdPJLX0I1fWZ/dmGJMgh4jIDq84h0dpdh4VKTWqNwHuJ2rFDkdmkubhtjLUtkTR/MlglRA/kBF1FFYZdYGqxWnG0lK/GhYaxlkSvy4c+CQnNF+wGQXuW3LYTl0KlU/+2bKpZ1wIFo4bujkPMDdJSQDQYRbzH9DYB5pk+v7rqBS3hsUIc2G7v9MOZ1vnW+wHKo3w1wp+Z8NdntAAWKu2qXZ3RdUmB/FJ/QucEXtWbO9bJpDI3UuR43hwA3uCdBrPse7WsZD2aQe55hfg94hvU9wZh1Blk9/PK63/8yhRsYqZYE+F7muX+/1NS2ZbyFR/g23sdrK9kvosguekIDu0qu/s4ys5gR2Nvyh2uKpyeO1J+fXnF9MCLR9escI/FZn9byPKqyev2VqCFDOZffOsuzBZs8SCsERBela3w6oTas13LNc3sYfN/cWMt6k05Va+wSSgOcMSzhaJWUtuiMpIUBZgxEqlXAyJefEwJvHWG6LHmbeBVG4rzk4Tq4YL6xdNUIr4K6+CC/boAPRxBBfc5IJ9saDtnWrlcrFOMR9O+34HC+TfCM/j34dlpwo/LwhUaVU/hcqWnBp3KIK6NQNpsz5SX0HePQLvrgqsD64ykwOpJQm+u6cAU7K4vZbbE/bvvW9HHHeujGZL1j43mcGOPzfRpXKpWGkJOXOWRw0fcECC77kooUVRZ2aEKBeAGVFiyunNeBJ3fHeX/oEx2yz5i3LmNkzLdWuqhp4VytCw3z/NknpQf/xn3+homKw6NsYX4lXwrW46jFxkY0vHjN96BRX+Ax8Ca2UWGOvdEVjGPrc05KbbaBQvheizSbU653MrS2zIn6ZHSZQwGgJATwqheJEx004oYFgdWAiWQrnQpkBIOSpLOEYYwj6vGgZZ6CsxnJjiEKGmEPQVbIRUEOK36Y+owIrs7xrmGj6kVnzP0mGhCU+sqJTnSXwg1EbEuZGAlEemjSQiUedjcYzbG/7weF4evWwRaWDUqZOZsQ6/HSaNmh48CivlNPXukRGBWf2XCjan6ixA21pZf9xfshGS5XjxAKcyb8ENsLKEafkkup+ECj2Oy0UfYmwBnr6H2poaCEwjtchpKOZHpCa0J7Tc54Ch56BgeEe/RdGEHJVXyhOlxEsD6ybNhTrivpdD5M3cqjnFu4AQmlbey46GiwtMqx1Qj1Qx8TtyYDmzAnyTMbJkAS8DT+28Wz+hqBB71+GecYDVETv9YOunIpy0/IasQ4wSs2Cis3EcNKobT5mn3lS2MaRSE8PeKrffurgvPhQdTA389zvUnIr61mUMJfmKb1bguVOHuHLNSWtVu7JQcfw16qu/odIiTo8nW+Rs9A0RKin2/AElvI5eN6rin76mhHMZWctTo7wovr+n3t9k8v8UFC6TeQRCOZ2nBi49VXIdcvYFQwG8axLtfAPy1O5fRLN9H1fGM4lB2lCfKTopcJm7cJbRJBcx95ysaITE7DPJdP3671RT9aaz5jzIF5mGzSRXsdz8EYWsz9DqkIag= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:64aa7808-outbound-1.mta.getcheckrecipient.com; CAT:NONE; SFS:(13230040)(1800799024)(36860700013)(35042699022)(14060799003)(376014)(82310400026)(921020); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Apr 2025 15:48:56.2126 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 361fba0e-37b3-4aa4-54d0-08dd7134b61e X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF0000B621.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GVXPR08MB7701 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" The sampler must disable and re-enable counter sampling around suspends, and must re-program the FW interface after a reset to avoid losing data. Signed-off-by: Lukas Zapolskas --- drivers/gpu/drm/panthor/panthor_device.c | 7 +- drivers/gpu/drm/panthor/panthor_perf.c | 102 +++++++++++++++++++++++ drivers/gpu/drm/panthor/panthor_perf.h | 6 ++ 3 files changed, 114 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/panthor/panthor_device.c b/drivers/gpu/drm/panthor/panthor_device.c index 7ac985d44655..92624a8717c5 100644 --- a/drivers/gpu/drm/panthor/panthor_device.c +++ b/drivers/gpu/drm/panthor/panthor_device.c @@ -139,6 +139,7 @@ static void panthor_device_reset_work(struct work_struct *work) if (!drm_dev_enter(&ptdev->base, &cookie)) return; + panthor_perf_pre_reset(ptdev); panthor_sched_pre_reset(ptdev); panthor_fw_pre_reset(ptdev, true); panthor_mmu_pre_reset(ptdev); @@ -148,6 +149,7 @@ static void panthor_device_reset_work(struct work_struct *work) ret = panthor_fw_post_reset(ptdev); atomic_set(&ptdev->reset.pending, 0); panthor_sched_post_reset(ptdev, ret != 0); + panthor_perf_post_reset(ptdev); drm_dev_exit(cookie); if (ret) { @@ -496,8 +498,10 @@ int panthor_device_resume(struct device *dev) ret = panthor_device_resume_hw_components(ptdev); } - if (!ret) + if (!ret) { panthor_sched_resume(ptdev); + panthor_perf_resume(ptdev); + } drm_dev_exit(cookie); @@ -561,6 +565,7 @@ int panthor_device_suspend(struct device *dev) /* We prepare everything as if we were resetting the GPU. * The end of the reset will happen in the resume path though. */ + panthor_perf_suspend(ptdev); panthor_sched_suspend(ptdev); panthor_fw_suspend(ptdev); panthor_mmu_suspend(ptdev); diff --git a/drivers/gpu/drm/panthor/panthor_perf.c b/drivers/gpu/drm/panthor/panthor_perf.c index 3cb79b999886..753c65294745 100644 --- a/drivers/gpu/drm/panthor/panthor_perf.c +++ b/drivers/gpu/drm/panthor/panthor_perf.c @@ -1803,6 +1803,76 @@ void panthor_perf_session_destroy(struct panthor_file *pfile, struct panthor_per } } +static int panthor_perf_sampler_resume(struct panthor_perf_sampler *sampler) +{ + int ret; + + if (!atomic_read(&sampler->enabled_clients)) + return 0; + + ret = panthor_perf_fw_start_sampling(sampler->ptdev); + if (ret) + return ret; + + return 0; +} + +static int panthor_perf_sampler_suspend(struct panthor_perf_sampler *sampler) +{ + int ret; + + if (!atomic_read(&sampler->enabled_clients)) + return 0; + + ret = panthor_perf_fw_stop_sampling(sampler->ptdev); + if (ret) + return ret; + + return 0; +} + +/** + * panthor_perf_suspend - Prepare the performance counter subsystem for system suspend. + * @ptdev: Panthor device. + * + * Indicate to the performance counters that the system is suspending. + * + * This function must not be used to handle MCU power state transitions: just before MCU goes + * from on to any inactive state, an automatic sample will be performed by the firmware, and + * the performance counter firmware state will be restored on warm boot. + * + * Return: 0 on success, negative error code on failure. + */ +int panthor_perf_suspend(struct panthor_device *ptdev) +{ + struct panthor_perf *perf = ptdev->perf; + + if (!perf) + return 0; + + return panthor_perf_sampler_suspend(&perf->sampler); +} + +/** + * panthor_perf_resume - Resume the performance counter subsystem after system resumption. + * @ptdev: Panthor device. + * + * Indicate to the performance counters that the system has resumed. This must not be used + * to handle MCU state transitions, for the same reasons as detailed in the kerneldoc for + * @panthor_perf_suspend. + * + * Return: 0 on success, negative error code on failure. + */ +int panthor_perf_resume(struct panthor_device *ptdev) +{ + struct panthor_perf *perf = ptdev->perf; + + if (!perf) + return 0; + + return panthor_perf_sampler_resume(&perf->sampler); +} + /** * panthor_perf_unplug - Terminate the performance counter subsystem. * @ptdev: Panthor device. @@ -1836,3 +1906,35 @@ void panthor_perf_unplug(struct panthor_device *ptdev) ptdev->perf = NULL; } + +void panthor_perf_pre_reset(struct panthor_device *ptdev) +{ + struct panthor_perf_sampler *sampler; + + if (!ptdev || !ptdev->perf) + return; + + sampler = &ptdev->perf->sampler; + + if (!atomic_read(&sampler->enabled_clients)) + return; + + panthor_perf_fw_stop_sampling(sampler->ptdev); +} + +void panthor_perf_post_reset(struct panthor_device *ptdev) +{ + struct panthor_perf_sampler *sampler; + + if (!ptdev || !ptdev->perf) + return; + + sampler = &ptdev->perf->sampler; + + if (!atomic_read(&sampler->enabled_clients)) + return; + + panthor_perf_fw_write_sampler_config(sampler); + + panthor_perf_fw_start_sampling(sampler->ptdev); +} diff --git a/drivers/gpu/drm/panthor/panthor_perf.h b/drivers/gpu/drm/panthor/panthor_perf.h index c482198b6fbd..fc08a5440a35 100644 --- a/drivers/gpu/drm/panthor/panthor_perf.h +++ b/drivers/gpu/drm/panthor/panthor_perf.h @@ -13,6 +13,8 @@ struct panthor_file; struct panthor_perf; int panthor_perf_init(struct panthor_device *ptdev); +int panthor_perf_suspend(struct panthor_device *ptdev); +int panthor_perf_resume(struct panthor_device *ptdev); void panthor_perf_unplug(struct panthor_device *ptdev); int panthor_perf_session_setup(struct panthor_device *ptdev, struct panthor_perf *perf, @@ -30,5 +32,9 @@ void panthor_perf_session_destroy(struct panthor_file *pfile, struct panthor_per void panthor_perf_report_irq(struct panthor_device *ptdev, u32 status); +void panthor_perf_pre_reset(struct panthor_device *ptdev); + +void panthor_perf_post_reset(struct panthor_device *ptdev); + #endif /* __PANTHOR_PERF_H__ */ From patchwork Tue Apr 1 15:48:22 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Lukas Zapolskas X-Patchwork-Id: 14035063 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A6335C36010 for ; Tue, 1 Apr 2025 15:49:13 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 0CC0A10E602; Tue, 1 Apr 2025 15:49:13 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (1024-bit key; unprotected) header.d=arm.com header.i=@arm.com header.b="Brc2ZYea"; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b="Brc2ZYea"; dkim-atps=neutral Received: from MRWPR03CU001.outbound.protection.outlook.com (mail-francesouthazon11011028.outbound.protection.outlook.com [40.107.130.28]) by gabe.freedesktop.org (Postfix) with ESMTPS id 4118910E608 for ; Tue, 1 Apr 2025 15:49:11 +0000 (UTC) ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=QJt6iez8VxLCsoRMyTwrAqfT4ZggtBoMWCORHIODnAiQhSor93nlHr+i2B7rZT8tU+UQHK2NPp5lx09SWHXsg4qjppP0wu42Dvc+rX6i+FUuol8dLR8hpiqOl5hy1bHw5EEZXOVZEMWPi3kTNK9XXc2n013LaOTC52LrC3cnmDNq2hwEasbq7hn91uMU6rfyELRzj8zFim132yMdTvc97DvnZonkIK5v1nKrFMOMNyCa6dM22R+9zOp7+DtQpcz9ZGyW8Wxh53iUlw6Dh/Iz6eAFGqVEJYIVqNVy51qNR7UR0bEhektZPfurUhixd/E2Rp/HvIUevQTH9RWLt13y8A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FZotHG/NiHZdV7jEQZVPj2JqaAhiLixdocbppNgllw8=; b=Wk8IUMfYXSF6xzlO4cqR//mbthzvuWmI/zifl9xddDg3D/mcBXPg77TVlVCNllTJaBIm3x+vFV71P7HA5AZ0q/etWvpqxiMMeD6r+WX+SFBOwRuOs2Mf9AEr+RrlcBiG1kPui/rOMzgd12g32o1/VtVlFPA63RJzlMVqwckJ3CtEAeQp7vPUz+18sohp03uw1rCioIoYDHj0oe5/cjf2biwUD0q8rwWINvCqrbm8PV/wO7XJF1gdmIj7OfWUvXU3iy9GxgtchBDKmDVZZJGYcMzTVoTkENmOXekkECqHzVj0i/96l7tBlnVI+enxgSpmqGNFKLknhAUtPHZLdLeqVA== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.freedesktop.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FZotHG/NiHZdV7jEQZVPj2JqaAhiLixdocbppNgllw8=; b=Brc2ZYeawqTOE4b0ZRYihd13CtrWN9bW953r+DXsJJ1nCFK/dcN/rAfPwV9/0dqcDqb4sB7XdhHXD9694xtsucPybid+YeQ2VaGDurMSw/yIoKocZzAjfOHZowKPULk2mFKs9UdpRLMNVCKnKzNGJQh/FnXc8ISFUWE9O3zI3gw= Received: from DB8PR06CA0061.eurprd06.prod.outlook.com (2603:10a6:10:120::35) by PAVPR08MB9063.eurprd08.prod.outlook.com (2603:10a6:102:32c::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:49:03 +0000 Received: from DB5PEPF00014B95.eurprd02.prod.outlook.com (2603:10a6:10:120:cafe::39) by DB8PR06CA0061.outlook.office365.com (2603:10a6:10:120::35) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8534.54 via Frontend Transport; Tue, 1 Apr 2025 15:49:03 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DB5PEPF00014B95.mail.protection.outlook.com (10.167.8.233) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8606.22 via Frontend Transport; Tue, 1 Apr 2025 15:49:03 +0000 Received: ("Tessian outbound eb3c789b7dfa:v604"); Tue, 01 Apr 2025 15:49:03 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 054820aff8357f30 X-TessianGatewayMetadata: V9GQzal8YZ2Ke0O9w0rhnllqJQWy0U0aVPUNZ/GoNGOHAeXOg2xgPreGwImCkDXf2Bgx65yR9Tyo0bB2GoesCYCzE7bSgsRb/bynKuu+DdaO/TJnUFUv9avSuWu+76DvvbEjMY06N2qYsHMfJMxyIhf/qDJ73fGFwFaPZKvwsm+8UxEEsxMpQOHMutL+Iuz/sq/oDgZdHyt6Dol/n0GL5w== X-CR-MTA-TID: 64aa7808 Received: from L09bc3a1ed403.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id FF6A9144-F857-42B2-841E-E4C600CA087C.1; Tue, 01 Apr 2025 15:48:52 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L09bc3a1ed403.2 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Tue, 01 Apr 2025 15:48:52 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=NyAB7QIyXG61lgi9Xaz0bX++huN4J08+PIyBPl3ZIm6WIjAxzz9j0xtnIhotRGaZoOtYRfBAqzng2o2PJueKD3fhid8AK6MK+wKrNBmLfoBEJulgJyLNqoC5tTtKLWiYUvp5VATUss0W7aKQgqikHdW0utogjqf4xoMIITbxnOtVK+KSbOvggVfyyo+VPkNRdlOMYzOHlEsBVem3sPmSVpqFNX18TYGnkh1aMV7ld6EW4ARSHReFGgkHxaDxGCdKHy5o8d2HApIuJt+rzR5v770mBaLg2oWf7+Nn1lgkULt2Cv+LbLCmM7nQ+tMw/y5u+3NyLnLRKphUg51g30IhWA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FZotHG/NiHZdV7jEQZVPj2JqaAhiLixdocbppNgllw8=; b=ftUvpiqY9W5jR4nV5qVcwagxv0jCXX3EliNqmORytGAFfbNbDhgj5LhDEevkME7gERxc9S/mWHyVZFF9V0HA4BU1xBmpF6UEf1+3YjW+W/NFOirrpCeUgoJR+f2Krfd658HmXXNqg2P1K4+z0d3G3U2zBT5UT0gqK3ZaFtaDVQ8Pgw/7cmYRPXEGQ3nRAlR9/AhFQS2NNazfCk1eGw0IA8Kbco/gsbJ/MBYIxA2KypmChmD0bBi/3N6TMEqA3uVPsKcqs34obZelEvtluhiw4mEIfRWMpUpYi9pQRtwEwgV/ljUeNGd7RfJHlpktjYjFPUAVntjix24aHssOY0LPGg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FZotHG/NiHZdV7jEQZVPj2JqaAhiLixdocbppNgllw8=; b=Brc2ZYeawqTOE4b0ZRYihd13CtrWN9bW953r+DXsJJ1nCFK/dcN/rAfPwV9/0dqcDqb4sB7XdhHXD9694xtsucPybid+YeQ2VaGDurMSw/yIoKocZzAjfOHZowKPULk2mFKs9UdpRLMNVCKnKzNGJQh/FnXc8ISFUWE9O3zI3gw= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) by DU0PR08MB8279.eurprd08.prod.outlook.com (2603:10a6:10:40d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.44; Tue, 1 Apr 2025 15:48:49 +0000 Received: from AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc]) by AM0PR08MB3315.eurprd08.prod.outlook.com ([fe80::42a0:1b6e:cf98:d8fc%6]) with mapi id 15.20.8534.048; Tue, 1 Apr 2025 15:48:49 +0000 From: Lukas Zapolskas To: Boris Brezillon , Steven Price , Liviu Dudau , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: =?utf-8?q?Adri=C3=A1n_Larumbe?= , Lukas Zapolskas Subject: [PATCH v3 7/7] drm/panthor: Expose the panthor perf ioctls Date: Tue, 1 Apr 2025 16:48:22 +0100 Message-Id: <1db5077232173ec63bb16e953422c55efcd41e69.1743517880.git.lukas.zapolskas@arm.com> X-Mailer: git-send-email 2.33.0.dirty In-Reply-To: References: X-ClientProxiedBy: LO4P123CA0584.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:276::15) To AM0PR08MB3315.eurprd08.prod.outlook.com (2603:10a6:208:5c::16) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AM0PR08MB3315:EE_|DU0PR08MB8279:EE_|DB5PEPF00014B95:EE_|PAVPR08MB9063:EE_ X-MS-Office365-Filtering-Correlation-Id: ac2bcda7-6c45-404d-5b89-08dd7134ba7c X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|366016|376014|921020; X-Microsoft-Antispam-Message-Info-Original: =?utf-8?q?uVyVTVKavmT4EnO0Jk+1Nc?= =?utf-8?q?H4x+yxaPtCa1mLBP+rrFrR8kpj4ak5fix5juaaWigmIgnftrRNOBqThQwrfMdc1Jl?= =?utf-8?q?+XxiDjL6+d974ksZ+UVRWyMoOBYvwlejtKqxRsmzDwcBCsLXjLBGuQZh+VM8Pn2ol?= =?utf-8?q?NzztSGIGX/9DYNb6Ff+uTaTIjz8o7jwitqzrc7lTuZ5b/hXdZDhneaSbRbhkH+P/5?= =?utf-8?q?xkzvdFTlqDzzKBXyUN3Gaf0B9DHDYKkzmWqixxM/1ZQEbWBt+IhI2Q2GvjJBpv8QT?= =?utf-8?q?GGwnpANP4neZ5mmO0W0kU4HItV59ZavoqGssqkCxUeaLu7M33NDIIfQ4ua/cgnH0l?= =?utf-8?q?9AceklFVlJCvWXXqvpPHQuZAL+hwhBknl64H47ewp3uvcKRnB4f+WP5nzEki3l1nI?= =?utf-8?q?qD+AJ/3EKJ9fBUahaymql91leETqUxpGiNFSAx8iqZWZ2CclMqsk3MPrj7VlBe5PI?= =?utf-8?q?3GT6bXgYaT/fnSvo+ElnzH2fEGKItVUZ3brQoB3iYewzMktk8tRurSdSPSbajVMmM?= =?utf-8?q?q/CUYVb4RxpkUGDKxrQa995HlghilTt1VJMerYH4A3asy3xIhq57c4Jlxq+KjICkD?= =?utf-8?q?PgczTkdAt21Q+4AnOwVRWn0AtZufg6XWaT4UIfUON2elJWB8nQZFHrjvbKhPqywX+?= =?utf-8?q?9em2z3TnJT9UqzOFFUSpJNxiKnoHH64je5mwDLurptrrHezLhdODppIiv5HASUfaV?= =?utf-8?q?ZuTiKwO+cRpoinY0pL3iqK+xCqkwRh7D2+Yg+gWKFggEYXNETkO+4A3ZfWCvG6o+d?= =?utf-8?q?lL47dsF6GmHKdzyL5dRvm7rGtgMEwjS//RDo3vKpm+nzRKrKKqxqETEjdW2t0njfX?= =?utf-8?q?JCvbhjzYehM756Hf21KqLfYbFxjGJcxhLkwSmMEJKHEI2UoMOxcDjbiWCWPhePCT/?= =?utf-8?q?ng8bB6CdshxPN1j22nO+ulw/BjZVHCEZdL+AdVZm1drQfWN9AlHsIpuE/cGB1nKk0?= =?utf-8?q?/hWnLTslTUM+pUG2+HS0vuQrYQQ7stKjy0sh0Zp1xYZoqDAK/qOxzJg+GNnUx1gKT?= =?utf-8?q?fYLrmePCzfei/PQFBHPCU5dYm2+mLBM/i/Aqhyuj8cWDNdPuR849Tq4AYn8m4Fdcn?= =?utf-8?q?krcmHnqU2lGnviCEl03zYuja1x+kuhVdvwcfOrCmuXoYR9mP4fam1BD+cjNeP93rx?= =?utf-8?q?rxkg4rFs3tOOFhVF0KG8kHKqjPQRtWuffg/87zd9qWMUgmIEdddvXwT1TBi6uEPLL?= =?utf-8?q?z8o+g7p2QWGI3HckqlEId8ASiW3TYdvxAz8+gG2mscNzGt+ZoHGUGpmN3ggRr9WM/?= =?utf-8?q?h5/eK+iM+3GmPsL9nbx3jBm0u/ss6UMWazOS+dpxpZpuGuEOOkkHhoMKM6/Ts2xy1?= =?utf-8?q?8685VVGBrMDvOirY5BGyujyjnV1fCOKMx0lA15TZ0ZMeezsQt8PTwUeHQ81MNJEg?= =?utf-8?q?=3D?= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AM0PR08MB3315.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(366016)(376014)(921020); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8279 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:208:5c::16]; domain=AM0PR08MB3315.eurprd08.prod.outlook.com X-MS-Exchange-Transport-CrossTenantHeadersStripped: DB5PEPF00014B95.eurprd02.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 73bd0a7d-bf87-41c5-2a3e-08dd7134b21d X-Microsoft-Antispam: BCL:0; ARA:13230040|35042699022|36860700013|1800799024|82310400026|14060799003|376014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?q?xGXur36g+duVcW240Wrf8Re4GUm0ZEw?= =?utf-8?q?2eVI//WkO1B77LzupxifL2cRsr0IJ3Jvjt1l9bTYiDC03btw0jsHeXPq/4nqzoW98?= =?utf-8?q?Bfo9QzmjwdVw+pMYzB5B/VxKoY9xuToyIKHQ1cXzSXrS1Nj5RjaFoqb8GuASZR8oX?= =?utf-8?q?GBpmGvVuJNWgBZu66XHB0K7ueEFPBQZHtGyN89Wtl8hEDUze6jfDrXLzasPMcwXuC?= =?utf-8?q?d5W/11Q+rxoKAmtJQMla1d7CtNFYsI9Jd5GC9G0B9uvHxdxTHyf0jHlj4z3qb+RAf?= =?utf-8?q?2eripo9tFUYo8UWhpuhPjc5GV3efXXZNLgha3L/d1nUh+0KV0Qpwu8b+9LNnENO18?= =?utf-8?q?Kj5vutJyFFVxdmSkwDKkAfTg+jjw1gimv1pLcdhH+2iq0gSkvqSlsoWef+1L3JBxu?= =?utf-8?q?HxSYyzcfoJXKDWjKJx28AQPK141XXa+honAOg+VuB1SCkubp49CtzFaAou952OGy4?= =?utf-8?q?uPuBGUp6vzx2AUzvL1qMXohjQsteczPipPX73slIYu+Y1RxQhaoLsZuREJZR0XRtd?= =?utf-8?q?SoxEe9rWSAWu7JbMag6kNlyRSiBiFnsS8ZXGnZG8SCzoess/1lDNapKU8Pq4o9ZkE?= =?utf-8?q?iw53AMR0035OJhmvv2DAT0TFXrOKC7LVD0R+Pzsl20Og1NyrY5O+xoSHRq7IB1wif?= =?utf-8?q?TK8g8RaDd+md7k9SkYWTFIzHvw/wHoIZrTwOwjq1/5QCcPcayEw1WDwkmXSPzO4Ti?= =?utf-8?q?tW/lP6qWIS3YCI34YovLRgI82idHNiGms8xfVyQkglU7Alyc6V7htE9FWtoGkWaQ/?= =?utf-8?q?nhLaZuGA5cI7OulcDHSriXPID49UNAp1WTB5BFrYulvkKKV00DfKBdh4LhykVJBA2?= =?utf-8?q?B8j30eT4oFRD2ldojbG5f3xXxmChhyCO3Kn03pXpCvgeJwx9FSSJx7t/yG5ow0sJy?= =?utf-8?q?64wFi1HKQR792O1UYr90U9MZEMRJLUxvFg8VyZNZpnleD5dMq0y4FBV4ZbAhoNyN2?= =?utf-8?q?x4tMVdeSw0sXQRZdciqsejM0N9rOjZDNpmWnfRqGd9XNlZ+W6kKRzgWHMOzRwyrQ1?= =?utf-8?q?i4I0nLZW30trF3//8Gfths3hspbrSKE/rf4YsJDDvVvCGnk/vs2YPqYNzom12FU+8?= =?utf-8?q?RTqdW/mNkVzi2pIydDYUWsR+8RL5+EtuPaNCRGHw/mTCu8jtt3686Kcrodb5jADkw?= =?utf-8?q?Gd4h2WEbYYs/tsAybghN7K++w6GzfeIAIelhLDGlb6mo2pOza/p8l/gmqjB73BNIw?= =?utf-8?q?A+5kNBk04PyrPWtw0KavtQKxj5IOQw55cWFzXG2MNknLHZMs+0m1buhTuJyg4e583?= =?utf-8?q?R7ojQj9fm1kXTKr2OP+wGAzcxtxt6MlJ1oHx7P92Q5cbdMwjDVwwA3pDDpRwuLRGX?= =?utf-8?q?S2AtJR8grfp3rNeWcifVyQGcxfdiU54IAeWBlyHcrY/jZlBmEdbxhHTS65dHUfMYM?= =?utf-8?q?zvodQbjfPmIwsR5sjC30FhgL9avCrTTe+ZjpNfmVMmcldHfRNWwSABt31mg/Slrvp?= =?utf-8?q?UsaYgJs7Le?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:64aa7808-outbound-1.mta.getcheckrecipient.com; CAT:NONE; SFS:(13230040)(35042699022)(36860700013)(1800799024)(82310400026)(14060799003)(376014)(921020); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Apr 2025 15:49:03.7272 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ac2bcda7-6c45-404d-5b89-08dd7134ba7c X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DB5PEPF00014B95.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAVPR08MB9063 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" This patch implements the PANTHOR_PERF_CONTROL ioctl series, and a PANTHOR_GET_UOBJ wrapper to deal with the backwards and forwards compatibility of the uAPI. The minor version is bumped to indicate that the feature is now supported. Signed-off-by: Lukas Zapolskas Reviewed-by: Adrián Larumbe --- drivers/gpu/drm/panthor/panthor_drv.c | 141 +++++++++++++++++++++++++- 1 file changed, 139 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/panthor/panthor_drv.c b/drivers/gpu/drm/panthor/panthor_drv.c index 4c1381320859..850a894fe91b 100644 --- a/drivers/gpu/drm/panthor/panthor_drv.c +++ b/drivers/gpu/drm/panthor/panthor_drv.c @@ -31,6 +31,7 @@ #include "panthor_gpu.h" #include "panthor_heap.h" #include "panthor_mmu.h" +#include "panthor_perf.h" #include "panthor_regs.h" #include "panthor_sched.h" @@ -73,6 +74,39 @@ panthor_set_uobj(u64 usr_ptr, u32 usr_size, u32 min_size, u32 kern_size, const v return 0; } +/** + * panthor_get_uobj() - Copy kernel object to user object. + * @usr_ptr: Users pointer. + * @usr_size: Size of the user object. + * @min_size: Minimum size for this object. + * + * Helper automating kernel -> user object copies. + * + * Don't use this function directly, use PANTHOR_UOBJ_GET() instead. + * + * Return: valid pointer on success, an encoded error code otherwise. + */ +static void* +panthor_get_uobj(u64 usr_ptr, u32 usr_size, u32 min_size) +{ + int ret; + void *out_alloc __free(kvfree) = NULL; + + /* User size shouldn't be smaller than the minimal object size. */ + if (usr_size < min_size) + return ERR_PTR(-EINVAL); + + out_alloc = kvmalloc(min_size, GFP_KERNEL); + if (!out_alloc) + return ERR_PTR(-ENOMEM); + + ret = copy_struct_from_user(out_alloc, min_size, u64_to_user_ptr(usr_ptr), usr_size); + if (ret) + return ERR_PTR(ret); + + return_ptr(out_alloc); +} + /** * panthor_get_uobj_array() - Copy a user object array into a kernel accessible object array. * @in: The object array to copy. @@ -176,7 +210,12 @@ panthor_get_uobj_array(const struct drm_panthor_obj_array *in, u32 min_stride, PANTHOR_UOBJ_DECL(struct drm_panthor_queue_submit, syncs), \ PANTHOR_UOBJ_DECL(struct drm_panthor_queue_create, ringbuf_size), \ PANTHOR_UOBJ_DECL(struct drm_panthor_vm_bind_op, syncs), \ - PANTHOR_UOBJ_DECL(struct drm_panthor_perf_info, shader_blocks)) + PANTHOR_UOBJ_DECL(struct drm_panthor_perf_info, shader_blocks), \ + PANTHOR_UOBJ_DECL(struct drm_panthor_perf_cmd_setup, shader_enable_mask), \ + PANTHOR_UOBJ_DECL(struct drm_panthor_perf_cmd_start, user_data), \ + PANTHOR_UOBJ_DECL(struct drm_panthor_perf_cmd_stop, user_data), \ + PANTHOR_UOBJ_DECL(struct drm_panthor_perf_cmd_sample, user_data)) + /** * PANTHOR_UOBJ_SET() - Copy a kernel object to a user object. @@ -191,6 +230,24 @@ panthor_get_uobj_array(const struct drm_panthor_obj_array *in, u32 min_stride, PANTHOR_UOBJ_MIN_SIZE(_src_obj), \ sizeof(_src_obj), &(_src_obj)) +/** + * PANTHOR_UOBJ_GET() - Copies a user object from _usr_ptr to a kernel accessible _dest_ptr. + * @_dest_ptr: Local variable + * @_usr_size: Size of the user object. + * @_usr_ptr: The pointer of the object in userspace. + * + * Return: Error code. See panthor_get_uobj(). + */ +#define PANTHOR_UOBJ_GET(_dest_ptr, _usr_size, _usr_ptr) \ + ({ \ + typeof(_dest_ptr) _tmp; \ + _tmp = panthor_get_uobj(_usr_ptr, _usr_size, \ + PANTHOR_UOBJ_MIN_SIZE(_tmp[0])); \ + if (!IS_ERR(_tmp)) \ + _dest_ptr = _tmp; \ + PTR_ERR_OR_ZERO(_tmp); \ + }) + /** * PANTHOR_UOBJ_GET_ARRAY() - Copy a user object array to a kernel accessible * object array. @@ -1339,6 +1396,83 @@ static int panthor_ioctl_vm_get_state(struct drm_device *ddev, void *data, return 0; } +#define perf_cmd(command) \ + ({ \ + struct drm_panthor_perf_cmd_##command *command##_args __free(kvfree) = NULL; \ + int _ret = PANTHOR_UOBJ_GET(command##_args, args->size, args->pointer); \ + if (_ret) \ + return _ret; \ + return panthor_perf_session_##command(pfile, ptdev->perf, args->handle, \ + command##_args->user_data); \ + }) + +static int panthor_ioctl_perf_control(struct drm_device *ddev, void *data, + struct drm_file *file) +{ + struct panthor_device *ptdev = container_of(ddev, struct panthor_device, base); + struct panthor_file *pfile = file->driver_priv; + struct drm_panthor_perf_control *args = data; + int ret; + + if (!args->pointer) { + switch (args->cmd) { + case DRM_PANTHOR_PERF_COMMAND_SETUP: + args->size = sizeof(struct drm_panthor_perf_cmd_setup); + return 0; + + case DRM_PANTHOR_PERF_COMMAND_TEARDOWN: + args->size = 0; + return 0; + + case DRM_PANTHOR_PERF_COMMAND_START: + args->size = sizeof(struct drm_panthor_perf_cmd_start); + return 0; + + case DRM_PANTHOR_PERF_COMMAND_STOP: + args->size = sizeof(struct drm_panthor_perf_cmd_stop); + return 0; + + case DRM_PANTHOR_PERF_COMMAND_SAMPLE: + args->size = sizeof(struct drm_panthor_perf_cmd_sample); + return 0; + + default: + return -EINVAL; + } + } + + switch (args->cmd) { + case DRM_PANTHOR_PERF_COMMAND_SETUP: + { + struct drm_panthor_perf_cmd_setup *setup_args __free(kvfree) = NULL; + + ret = PANTHOR_UOBJ_GET(setup_args, args->size, args->pointer); + if (ret) + return -EINVAL; + + return panthor_perf_session_setup(ptdev, ptdev->perf, setup_args, pfile); + } + case DRM_PANTHOR_PERF_COMMAND_TEARDOWN: + { + return panthor_perf_session_teardown(pfile, ptdev->perf, args->handle); + } + case DRM_PANTHOR_PERF_COMMAND_START: + { + perf_cmd(start); + } + case DRM_PANTHOR_PERF_COMMAND_STOP: + { + perf_cmd(stop); + } + case DRM_PANTHOR_PERF_COMMAND_SAMPLE: + { + perf_cmd(sample); + } + default: + return -EINVAL; + } +} + static int panthor_open(struct drm_device *ddev, struct drm_file *file) { @@ -1409,6 +1543,7 @@ static const struct drm_ioctl_desc panthor_drm_driver_ioctls[] = { PANTHOR_IOCTL(TILER_HEAP_CREATE, tiler_heap_create, DRM_RENDER_ALLOW), PANTHOR_IOCTL(TILER_HEAP_DESTROY, tiler_heap_destroy, DRM_RENDER_ALLOW), PANTHOR_IOCTL(GROUP_SUBMIT, group_submit, DRM_RENDER_ALLOW), + PANTHOR_IOCTL(PERF_CONTROL, perf_control, DRM_RENDER_ALLOW), }; static int panthor_mmap(struct file *filp, struct vm_area_struct *vma) @@ -1518,6 +1653,8 @@ static void panthor_debugfs_init(struct drm_minor *minor) * - 1.2 - adds DEV_QUERY_GROUP_PRIORITIES_INFO query * - adds PANTHOR_GROUP_PRIORITY_REALTIME priority * - 1.3 - adds DRM_PANTHOR_GROUP_STATE_INNOCENT flag + * - 1.4 - adds DEV_QUERY_PERF_INFO query + * - adds PERF_CONTROL ioctl */ static const struct drm_driver panthor_drm_driver = { .driver_features = DRIVER_RENDER | DRIVER_GEM | DRIVER_SYNCOBJ | @@ -1531,7 +1668,7 @@ static const struct drm_driver panthor_drm_driver = { .name = "panthor", .desc = "Panthor DRM driver", .major = 1, - .minor = 3, + .minor = 4, .gem_create_object = panthor_gem_create_object, .gem_prime_import_sg_table = drm_gem_shmem_prime_import_sg_table,